

Semistate Theory and Design of Analog VLSI Circuits

Robert W. Newcomb

Electrical and Computer Engineering Department

University of Maryland, College Park, MD 20742 USA

URL: <http://www.ece.umd.edu/~newcomb/mslab.html>

email: newcomb@eng.umd.edu

Table of Contents

1. Title
2. Table of Contents
3. Describing Equations – I
4. Describing Equations – II
5. Describing Equations – III
6. Describing Equations – IV
7. Setting Up Equations – I
8. Setting Up Equations – II
9. Setting Up Equations – III
10. Setting Up Equations – IV
11. Setting Up Equations Example 1 – I
12. Setting Up Equations Example 1 – II
13. Setting Up Equations Example 1 – III
14. Setting Up Equations Example 1 –IV
15. Semistate for LTI Circuits – I
16. Semistate for LTI Circuits – II
17. Semistate Properties - I
18. Semistate Properties - II
19. Semistate Design - I
20. Semistate Design - II
21. Semistate Design – III
22. Semistate Design - IV
23. Semistate Design - V
24. Semistate Design - VI
25. Semistate Design - VII
26. Semistate Design – VIII
27. Semistate Design - IX
28. Basic VLSI Components
29. Differential Pair - Circuit
30. Differential Pair - Layout
31. LTI Semistate Canonical Form - I
32. LTI Semistate Canonical Form - II
33. LTI Semistate Canonical Form - III
34. References

Describing Equations - I

General Nonlinear Time-Varying Circuit

$$0 = F(x, \dot{x}, u, t)$$

$$0 = G(x, y, u, t)$$

x = internal description vector, k -vector

\dot{x} = time derivative

u = input, m -vector

y = output, n -vector

Difficulty: too cumbersome to use for most purposes of analysis or synthesis.

Describing Equations - II

State Variable Equations

$$\dot{\mathbf{x}} = \mathbf{F}(\mathbf{x}, \mathbf{u}, t)$$

$$\mathbf{y} = \mathbf{G}(\mathbf{x}, t)$$

\mathbf{x} = internal state, k -vector

$\dot{\mathbf{x}}$ = time derivative

\mathbf{u} = input, m -vector

\mathbf{y} = output, n -vector

Advantage: covered by years of mathematical theories

Difficulty: must augment \mathbf{G} separately to include resistors, differentiators, etc..

$$\mathbf{G}(\mathbf{x}, t) \Rightarrow \mathbf{G}(\mathbf{x}, \mathbf{u}, \dot{\mathbf{u}}, \ddot{\mathbf{u}}, \dots, t)$$

Describing Equations - III

Semistate Equations State Equations

Canonical Form

$$E\dot{x} = A(x,t) + Bu$$

$$y = Cx$$

B, C, E constant matrices

x=internal state, k-vector

\dot{x} =time derivative

u=input, m-vector

y=output, n-vector

This is the form needed for VLSI
where $A(x,t)=A(x)$ is usually
nonlinear.

Describing Equations - IV

Linear Time-Invariant (LTI) Circuits

$$\begin{aligned} \bullet \\ \dot{\mathbf{x}} &= \mathbf{A}\mathbf{x} + \mathbf{B}\mathbf{u} \\ \mathbf{y} &= \mathbf{C}\mathbf{x} \ (+\mathbf{D}\mathbf{u}) \end{aligned}$$

$\mathbf{A}, \mathbf{B}, \mathbf{C}, \mathbf{D}, \mathbf{E}$ = constant matrices

\mathbf{x} = semi-state, k -vector

$\dot{\mathbf{x}}$ = time derivative

\mathbf{u} = input, m -vector

\mathbf{y} = output, n -vector

If $\mathbf{E} = \mathbf{1}_k$ reduces to state variable case.

Most useful time-domain description
for design of linear circuits.

We will assume all quantities real.

Setting Up Equations - I

Use graph theory:

b = branches & # of branches

ℓ = links & # of independent link branches

t = tree & # of independent tree branches

Assume only one separate part by attaching common grounds

number tree branches first and links last

$$\mathbf{v}_b = \begin{bmatrix} \mathbf{v}_t \\ \mathbf{v}_\ell \end{bmatrix}, \quad \mathbf{i}_b = \begin{bmatrix} \mathbf{i}_t \\ \mathbf{i}_\ell \end{bmatrix}$$

$0 = C\mathbf{i}_b$, KCL, 1 equation for each t branch

$C = \begin{bmatrix} \mathbf{1}_t & \mathbf{M} \end{bmatrix}$ = cut-set matrix

$0 = T\mathbf{v}_b$, KVL, 1 equation for each ℓ branch

$T = \begin{bmatrix} \mathbf{N} & \mathbf{1}_\ell \end{bmatrix}$ = tie-set matrix

Setting Up Equations - II

$$\text{Power}_{\text{in}}=0=v_{\mathbf{b}}^{\text{T}}\mathbf{i}_{\mathbf{b}}=v_{\mathbf{t}}^{\text{T}}\begin{bmatrix} \mathbf{1}_{\mathbf{t}} \\ \mathbf{M}^{\text{T}} \end{bmatrix}\begin{bmatrix} \mathbf{N} & \mathbf{1}_{\ell} \end{bmatrix}\mathbf{i}_{\ell}$$

As a graph exists where $v_{\mathbf{t}}$ and i_{ℓ} are independent sources, $\mathbf{N}=-\mathbf{M}^{\text{T}}$;


$$v_{\mathbf{b}}=C^{\text{T}}v_{\mathbf{t}}=\begin{bmatrix} \mathbf{1}_{\mathbf{t}} \\ \mathbf{M}^{\text{T}} \end{bmatrix}v_{\mathbf{t}}, v_{\ell}=\mathbf{M}^{\text{T}}v_{\mathbf{t}}$$

$$\mathbf{i}_{\mathbf{b}}=T^{\text{T}}\mathbf{i}_{\ell}=\begin{bmatrix} -\mathbf{M} \\ \mathbf{1}_{\ell} \end{bmatrix}\mathbf{i}_{\ell}, \mathbf{i}_{\mathbf{t}}=-\mathbf{M}\mathbf{i}_{\ell}$$




$$\mathbf{x}=\begin{bmatrix} v_{\mathbf{t}} \\ \mathbf{i}_{\ell} \end{bmatrix}$$

Setting Up Equations - III

Assume, for convenience of seeing the theory, and by available equivalences usually using gyrators, that all dynamics is in capacitors and all sources are current sources. For a linear time-invariant circuit we can also assume a branch by branch admittance matrix exists.




$$Y = \begin{bmatrix} 0 & g \\ -g & 0 \end{bmatrix}$$




Setting Up Equations - IV

Generic Graph Element




$$i_b = i + J$$

$$v_b = v + E$$



$$\beta = \frac{K_P}{2} \frac{W}{L}$$




$$i_d = f(v_{gs}, v_{ds}; \beta)$$


$$= \begin{cases} 0 & \text{if } v_{gs} - V_{th} \leq 0 \leq v_{ds} \\ \beta(2(v_{gs} - V_{th})v_{ds} - v_{ds}^2)(1 + \lambda v_{ds}) & \text{if } 0 \leq v_{gs} - V_{th} \leq v_{ds} \\ \beta(v_{gs} - V_{th})^2(1 + \lambda v_{ds}) & \text{if } v_{gs} - V_{th} \geq v_{ds} \\ & \text{if } 0 \leq v_{ds} \leq v_{gs} - V_{th} \end{cases}$$

Setting Up Equations Example 1 - I

Current Mirror



Graph



$$\mathbf{x} = \begin{bmatrix} v_t \\ i_l \end{bmatrix} = \begin{bmatrix} v_{b1} \\ v_{b2} \\ i_{b3} \\ i_{b4} \\ i_{b5} \end{bmatrix} = \begin{bmatrix} v_1 \\ v_2 \\ i_3 \\ i_4 \\ i_5 \end{bmatrix}$$

$$\mathbf{u} = I_{in}; \quad \mathbf{y} = i_{b5} = \mathbf{C}\mathbf{x} = \begin{bmatrix} 0 & 0 & 0 & 0 & 1 \end{bmatrix} \mathbf{x}$$

Setting Up Equations Example 1 - II

KCL – cut sets for nodes I & II

$$\begin{bmatrix} 0 \\ 0 \end{bmatrix} = \begin{bmatrix} 1 & 0 & 1 & 1 & 0 \\ 0 & 1 & 0 & 0 & 1 \end{bmatrix} \begin{bmatrix} i_{b1} \\ i_{b2} \\ i_{b3} \\ i_{b4} \\ i_{b5} \end{bmatrix} = C i_b$$

KVL – tie sets for links 3,4,5

$$\begin{bmatrix} 0 \\ 0 \\ 0 \end{bmatrix} = \begin{bmatrix} -1 & 0 & 1 & 0 & 0 \\ -1 & 0 & 0 & 1 & 0 \\ 0 & -1 & 0 & 0 & 1 \end{bmatrix} \begin{bmatrix} v_{b1} \\ v_{b2} \\ v_{b3} \\ v_{b4} \\ v_{b5} \end{bmatrix} = T v_b$$

$$\begin{bmatrix} v_{b3} \\ v_{b4} \\ v_{b5} \end{bmatrix} = \begin{bmatrix} 1 & 0 \\ 1 & 0 \\ 0 & 1 \end{bmatrix} v_t = M^T v_t, \quad \begin{bmatrix} i_{b1} \\ i_{b2} \end{bmatrix} = \begin{bmatrix} -1 & -1 & 0 \\ 0 & 0 & -1 \end{bmatrix} i_\ell = -M i_\ell$$

$= v_\ell$
 $= i_t$

Setting Up Equations Example 1 - III

$$v_b = v, \quad i_b = i + J; \quad J = \begin{bmatrix} -I_{in} & -GV_{dd} & 0 & 0 & 0 \end{bmatrix}^T$$

Device Equations

$$\begin{bmatrix} i_1 \\ i_2 \\ i_3 \\ i_4 \\ i_5 \end{bmatrix} = \begin{bmatrix} C\dot{v}_1 \\ Gv_2 \\ f(v_1, v_1; \beta_1) \\ 0 \\ f(v_1, v_2; \beta_2) \end{bmatrix} = i_b - J = \begin{bmatrix} i_{b1} \\ i_{b2} \\ i_{b3} \\ i_{b4} \\ i_{b5} \end{bmatrix} + \begin{bmatrix} I_{in} \\ GV_{dd} \\ 0 \\ 0 \\ 0 \end{bmatrix}$$

$$= \begin{bmatrix} -M \\ 1 \\ 3 \end{bmatrix} i_\ell + \begin{bmatrix} 0 \\ GV_{dd} \\ 0 \\ 0 \\ 0 \end{bmatrix} + \begin{bmatrix} 1 \\ 0 \\ 0 \\ 0 \end{bmatrix} u$$

Setting Up Equations Example 1 - IV

Final Semistate Equations

$$\begin{bmatrix} C & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \end{bmatrix} \dot{\mathbf{x}} = \begin{bmatrix} 0 & 0 & -1 & -1 & 0 \\ 0 & -G & 0 & 0 & -1 \\ 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 1 \end{bmatrix} \mathbf{x} + \begin{bmatrix} 0 \\ GV_{dd} \\ -f(v_1, v_1, \beta_1) \\ 0 \\ -f(v_1, v_2, \beta_2) \end{bmatrix} + \begin{bmatrix} 1 \\ 0 \\ 0 \\ 0 \\ 0 \end{bmatrix} u$$

$$y = \begin{bmatrix} 0 & 0 & 0 & 0 & 1 \end{bmatrix} \mathbf{x}$$

Reducing

$$C \dot{v}_1 = -f(v_1, v_1; \beta_1) + u$$

$$x_5 = f(v_1, v_2; \beta_2) = -Gv_2 + GV_{dd}$$

$$y = f(v_1, v_2; \beta_2)$$

Common case: $f(v_1, v_1; \beta_1) = \frac{\beta_1}{\beta_2} f(v_1, v_2; \beta_2)$

$$C \dot{v}_1 = -\frac{\beta_1}{\beta_2} y + u$$

$$C=0 \Rightarrow y = \frac{\beta_2}{\beta_1} u = \frac{W_2}{W_1} \frac{L_1}{L_2} u$$

Semistate for LTI Circuits - I

$$E\dot{\mathbf{x}} = \mathbf{A}\mathbf{x} + \mathbf{B}u$$
$$y = \mathbf{C}\mathbf{x}$$

We will assume a “regular” system
i.e. inverse exists for $sE - A$

Examples:

Admittance matrix, $u=v$, $y=i$:

$$Y(s) = \mathbf{C}(s\mathbf{E} - \mathbf{A})^{-1}\mathbf{B}$$

Resistive circuit on admittance basis:

$$Y = \mathbf{C}\mathbf{A}^{-1}\mathbf{B}$$

Derivative:

$$\begin{bmatrix} 0 & 1 \\ 0 & 0 \end{bmatrix} \dot{\mathbf{x}} = \begin{bmatrix} -1 & 0 \\ 0 & -1 \end{bmatrix} \mathbf{x} + \begin{bmatrix} 0 \\ 1 \end{bmatrix} u$$
$$y = \begin{bmatrix} -1 & 0 \end{bmatrix} \mathbf{x}$$

$$\mathbf{C}(s\mathbf{E} - \mathbf{A})^{-1}\mathbf{B} = \begin{bmatrix} -1 & 0 \\ 0 & 1 \end{bmatrix} \begin{bmatrix} 1 & -s \\ 0 & 1 \end{bmatrix}^{-1} \begin{bmatrix} 0 \\ 1 \end{bmatrix} \text{ as } \det(s\mathbf{E} - \mathbf{A}) = \det \begin{bmatrix} 1 & s \\ 0 & 1 \end{bmatrix} = 1$$

or $y = su$

Semistate for LTI Circuits - II

Addition of admittances:

$$Y_1(s) = C_1(sE_1 - A_1)^{-1}B_1; \quad Y_2(s) = C_2(sE_1 - A_2)^{-1}B_2$$

$$u = u_1 = u_2, \quad y = y_1 + y_2, \quad x = \begin{bmatrix} x_1 \\ x_2 \end{bmatrix}$$

$$\begin{bmatrix} E_1 & 0 \\ 0 & E_2 \end{bmatrix} s x = \begin{bmatrix} A_1 & 0 \\ 0 & A_2 \end{bmatrix} x + \begin{bmatrix} B_1 \\ B_2 \end{bmatrix} u$$

$$y = \begin{bmatrix} C_1 & C_2 \end{bmatrix} x$$

Semistate Properties - I

Index of a matrix: smallest nonnegative i for which

$$\text{rank}(A^i) = \text{rank}(A^{i+1})$$

Examples: Nonsingular = index 0

$$\begin{bmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 0 \end{bmatrix}^1 = \begin{bmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 0 \end{bmatrix}^2 \Rightarrow \text{index } 1$$

$$\begin{bmatrix} 0 & 1 \\ 0 & 0 \end{bmatrix} \begin{bmatrix} 0 & 1 \\ 0 & 0 \end{bmatrix} = \begin{bmatrix} 0 & 0 \\ 0 & 0 \end{bmatrix} \Rightarrow \text{index} = 2$$

$$\begin{bmatrix} 0 & 1 & 0 \\ 0 & 0 & 1 \\ 0 & 0 & 0 \end{bmatrix} \begin{bmatrix} 0 & 1 & 0 \\ 0 & 0 & 1 \\ 0 & 0 & 0 \end{bmatrix} = \begin{bmatrix} 0 & 0 & 1 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix}$$

$$\begin{bmatrix} 0 & 1 & 0 \\ 0 & 0 & 1 \\ 0 & 0 & 0 \end{bmatrix} \begin{bmatrix} 0 & 0 & 1 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix} \Rightarrow \text{index} = 3$$

Semistate Properties - II

$$\begin{bmatrix} 0 & 0 & 1 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix} \Rightarrow \text{index 1}, \begin{bmatrix} 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 \end{bmatrix} \Rightarrow \text{index 4}$$


$$\begin{bmatrix} 0 & 1 & 0 \\ 0 & 0 & 1 \\ 0 & 0 & 0 \end{bmatrix} + \begin{bmatrix} 0 & 1 \\ 0 & 0 \end{bmatrix} \Rightarrow \text{index 3; block indices (3,2)}$$

Physical meaning:

Sum of (block index-1)

= # of differentiators needed

Semistate Design - I



$$Y(s) = Y_{11} + Y_{12}(Y_L(s) + Y_{22})^{-1}Y_{21}$$

Compare with

$$Y(s) = C(sE - A)^{-1}B$$

Therefore identify

$$sEx = Y_L(s)x = -Y_{22}x + Y_{21}u$$

$$y = Y_{12}x$$

In order to realize Y_L with capacitors, for VLSI, transform E to symmetric positive semidefinite

Semistate Design - II

Transformation: multiply by P
and replace x by Qx to replace
E by

$$PEQ = C_{ap} \overset{\bullet}{+} 0_{k-c}$$

\bullet
where $+ = \text{directsum}$,

$$C_{ap} = C_{ap}^T \text{ and } c = \text{rank}E$$


Semistate Design - III

$$PEQ_{sx} = [C_{ap} \quad +0 \quad \bullet \quad k-c]_{sx} = PAQ_{sx} + PBv$$

$$i = CQ_{sx}$$

$$Y_{Load} = sC_{ap} \quad +0 \quad \bullet \quad k-c$$

$$Y_{coupling} = \begin{bmatrix} 0 & CQ \\ PQ & -PAQ \end{bmatrix} = \begin{bmatrix} 1_n & 0 \\ 0 & P \end{bmatrix} \begin{bmatrix} 0 & C \\ B & -A \end{bmatrix} \begin{bmatrix} 1_n & 0 \\ 0 & Q \end{bmatrix}$$



Bring C_{ap} to diagonal positive definite form (always possible) to synthesize by uncoupled positive capacitors.

Synthesize $Y_{coupling}$ by differential pairs.


Note that $Y_{coupling}$ may be active.

Semistate Design - IV

Transfer function synthesis:

Transform to Y and use gyrators
to get $u=v_1$, $y=i_2$

Case of voltage transfer function:



Identify: $v_3=x$

$i_2 = -g v_{out} = -g y$, $i_{out} = 0$, $v_1 = u$, $i_1 = \text{don't care}$

Semistate Design - V

$$\begin{bmatrix} i_1 \\ i_2 \\ i_3 \end{bmatrix} = \begin{bmatrix} * \\ -g v_{\text{out}} \\ -Y_L(s) \end{bmatrix} = \begin{bmatrix} * \\ -g y \\ -sE \end{bmatrix} =$$

$$\begin{bmatrix} * & * & * \\ 0 & 0 & C \\ -B & * & -A \end{bmatrix} \begin{bmatrix} u \\ 0 \\ x \end{bmatrix} = \begin{bmatrix} * & * & * \\ 0 & 0 & C \\ -B & * & -A \end{bmatrix} \begin{bmatrix} v_1 \\ v_2 \\ v_3 \end{bmatrix}$$

$$Y_{\text{coupling}} = \begin{bmatrix} * & * & * \\ 0 & 0 & C \\ -B & * & -A \end{bmatrix}, \quad * = \text{don't care}$$

Therefore, synthesize Y_{coupling} by
 VCCSs = differential pairs and load
 in $Y_L(s)$ = capacitors and opens.

Semistate Design - VI

Again transform with P & Q:

$$YL(s) = sPEQ = sC_{ap} \overset{\bullet}{+} 0_{k-c}$$

$$Y_{\text{coupling}} = \begin{bmatrix} * & * & * \\ 0 & * & CQ \\ -PB & * & -PAQ \end{bmatrix}$$

Choose the don't care so the coupling admittance is as lossless (skew symmetric as possible and $-PAQ$ as passive as possible. Eventually scale for VLSI.

$$Y_{\text{coupling}} = \begin{bmatrix} 0 & 0 & (PB)^T \\ 0 & 0 & CQ \\ -PB & -(CQ)^T & -PAQ \end{bmatrix}$$

Semistate Design - VII

Example:

$$\frac{V_2}{V_1} = \frac{3s^3}{s^2+2s+1} = 3s-6 + \frac{3s+6}{s^2+2s+1}$$

Realize as the sum of three admittances

$$\text{For } \frac{3s+6}{s^2+2s+1}: \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix} s \mathbf{x}_a = \begin{bmatrix} 0 & 1 \\ -1 & -2 \end{bmatrix} \mathbf{x}_a + \begin{bmatrix} 1 \\ 0 \end{bmatrix} \mathbf{u}$$
$$y_a = \begin{bmatrix} 6 & 3 \end{bmatrix} \mathbf{x}_a$$

$$\text{For } 3s: \begin{bmatrix} 0 & 1 \\ 0 & 0 \end{bmatrix} s \mathbf{x}_b = \begin{bmatrix} -1 & 0 \\ 0 & -1 \end{bmatrix} \mathbf{x}_b + \begin{bmatrix} 0 \\ 1 \end{bmatrix} \mathbf{u}$$
$$y_b = \begin{bmatrix} -1 & 0 \end{bmatrix} \mathbf{x}_b$$

$$\text{For } -6: \begin{bmatrix} 0 \end{bmatrix} s \mathbf{x}_c = \begin{bmatrix} -1 \end{bmatrix} \mathbf{x}_c + \begin{bmatrix} 1 \end{bmatrix} \mathbf{u}$$
$$y_c = \begin{bmatrix} -6 \end{bmatrix} \mathbf{x}_c$$

Semistate Design - VIII

$$\begin{bmatrix} 1 & 0 & & & \\ 0 & 1 & & & \\ & & 0 & 1 & \\ & & 0 & 0 & \\ & & & & 0 \end{bmatrix} \mathbf{S}\mathbf{x} = \begin{bmatrix} 0 & 1 & & & \\ -1 & -2 & & & \\ & & & -1 & \\ & & & & -1 \\ & & & & & -1 \end{bmatrix} \mathbf{x} + \begin{bmatrix} 0 \\ 1 \\ 0 \\ 1 \\ 1 \end{bmatrix} \mathbf{u}$$

$$\mathbf{y} = [6 \quad 3 \quad -1 \quad 0 \quad -6] \mathbf{x}$$

To get E diagonal we permute the 3rd and 4th columns using

$$\mathbf{P} = \mathbf{I}_2 \begin{bmatrix} 0 & 1 \\ 1 & 0 \end{bmatrix} \mathbf{I}_5, \mathbf{Q} = \mathbf{I}_5$$

Filling in the don't care entries to obtain skew-like symmetry

$$\mathbf{Y}_{\text{coupling}} = \begin{bmatrix} 0 & 0 & 0 & 1 & 0 & 1 & 1 \\ 0 & 0 & 6 & 3 & 0 & -1 & -6 \\ 0 & -6 & 0 & -1 & & & \\ -1 & -3 & 1 & 2 & & & \\ 0 & 6 & & & 0 & 1 & \\ -1 & 1 & & & 1 & 0 & \\ -1 & 0 & & & & & 1 \end{bmatrix}$$

Semistate Design - IX

This is realized by a seven port of differential pairs, some back to back as gyrators. The second port has a gyrator, of gyrator conductance -1 , to convert i_2 to $-gV_{out}$. The last 5 ports are loaded with 3 unit capacitors and two open circuits.

Note that the third capacitor could have been placed in parallel with the input but that possibility is outside of this design method (though not outside of semistate theory) since no coupling Y would exist.


Basic VLSI Components

Differential Pair


Symbol = VCCS

= Spice G


$$Y = \begin{bmatrix} 0 & 0 \\ G & 0 \end{bmatrix}$$



PMOS & NMOS Capacitors



Differential Pair - Circuit




Differential Pair for 1.6u technology & layout

DC analysis: Vin+ -5 to +5, 0.1v steps;


nest: Vin- -5 to +5, 1v steps

Response



Differential Pair - Layout

[Ne3]



LTI Semistate Canonical Form - I

The standard canonical form is

$$\begin{bmatrix} 1_\sigma & 0 \\ 0 & N_{il} \end{bmatrix} \dot{\mathbf{x}} = \begin{bmatrix} A_{11} & 0 \\ 0 & 1_{k-\sigma} \end{bmatrix} \mathbf{x} + \begin{bmatrix} B_1 \\ B_2 \end{bmatrix} \mathbf{u}$$

$$\mathbf{y} = \begin{bmatrix} C_1 & C_2 \end{bmatrix} \mathbf{x}$$

Where N_{il} is nilpotent (or absent if E is nonsingular).

Proof: Rather messy (in Gantmacher [GA2])

$$\begin{aligned} T(sE - A)T^{-1} &= s(E_{ns} + E_{nil}) - A_1 \text{ with } A_1 = TAT^{-1} \\ &= (s - \alpha)(E_{ns} + E_{nil}) + \left[\alpha(E_{ns} + E_{nil}) - A_1 \right]; \end{aligned}$$

Choose real α such that $\left[\alpha(E_{ns} + E_{nil}) - A_1 \right]$

is nonsingular. Multiply by inverse of

$$\left[\alpha(E_{ns} + E_{nil}) - A_1 \right] \text{ then } (sE - A) \Rightarrow$$

$$1_k + (s - \alpha) \left[\alpha(E_{ns} + E_{nil}) - A_1 \right]^{-1} (E_{ns} + E_{nil})$$

LTI Semistate Canonical Form - II

With a new T bring

$$\left[\alpha(E_{ns} + E_{nil}) - A_1 \right]^{-1} (E_{ns} + E_{nil}) \Rightarrow$$

$$F_{ns} + F_{nil} \text{ or } sE - A \Rightarrow$$

$$s \left[F_{ns} + F_{nil} \right] - \left[\alpha(F_{ns} + F_{nil}) - 1_k \right]$$

Multiply by the inverse of

$$F_{ns} + \left[\alpha F_{nil} - 1_{k-\sigma} \right]$$

Sends $sE - A$ to the desired form

$$(s1_{\sigma} - [\alpha 1_{\sigma} - F_{ns}^{-1}]) + (s[\alpha F_{nil} - 1_{\sigma}]^{-1} F_{nil}^{-1} 1_{k-\sigma})$$

LTI Semistate Canonical Form - III

Use in design:

$$C_1 x_1(t) = \int_0^t [A_{11} x_1(\tau) + B_1 u(\tau)] d\tau + x_1(0)$$

$$x_2(t) = \frac{d(N_{11} x_2(t))}{dt} - B_2 u(t)$$

$$y(t) = C_1 x_1(t) + C_2 x_2(t)$$

For synthesis replace the middle term by its transformed such that the derivative term is diagonal

$$s(1_{c_2} + 0_{k-c_1-c_2}) x_2 = A_{22} x_2 + B_2 u$$

Synthesis can now take place by the use of $c_1 + c_2$ unit capacitors fed by differential pairs for A_{11} , A_{22} , B_1 and B_2 with u =voltage, y =current.

References

[CA1] S. L. Campbell, “Singular Systems of Differential Equations,” Pitman Advanced Publishing Program, San Francisco, 1980. See p. 44 for Drazin inverse solution.

[CA2] S. L. Campbell, “Singular Systems of Differential Equations II,” Pitman Advanced Publishing Program, San Francisco, 1982. See p. 16 for the standard canonical form.

[GA1] F. R. Gantmacher, “The Theory of Matrices, volume two” Chelsea Publishing Company, New York, 1959. See p. 28 for the derivation of the standard canonical form

[Ne1] R. W. Newcomb and B. Dziurla, “Some Circuits and Systems Applications of Semistate Theory,” Circuits Systems and Signal Processing, Vol. 8, No. 3, 1989, pp. 235 – 260.

[Ne2] R. W. Newcomb, “Semistate Design Theory,” Circuits Systems and Signal Processing, Vol. 1, No. 1, 1982, pp. 204 – 216.

[Ne3] http://www.ee.umd.edu/newcomb/VLSI_circuits.htm