



# Semistate Theory and Design of Analog VLSI Circuits

#### **Robert W. Newcomb**

Electrical and Computer Engineering Department University of Maryland, College Park, MD 20742 USA URL: http://www.ece.umd.edu/~newcomb/mslab.html

email: newcomb@eng.umd.edu

#### Table of Contents

- 1. Title
- 2. Table of Contents
- 3. Describing Equations I
- 4. Describing Equations II
- 5. Describing Equations III
- 6. Describing Equations IV
- 7. Setting Up Equations I
- 8. Setting Up Equations II
- 9. Setting Up Equations III
- 10. Setting Up Equations IV
- 11. Setting Up Equations Example 1 I
- 12. Setting Up Equations Example 1 II
- 13. Setting Up Equations Example 1 III
- 14. Setting Up Equations Example 1 –IV
- 15. Semistate for LTI Circuits I
- 16. Semistate for LTI Circuits II
- 17. Semistate Properties I
- 18. Semistate Properties II
- 19. Semistate Design I
- 20. Semistate Design II
- 21. Semistate Design III
- 22. Semistate Design IV
- 23. Semistate Design V
- 24. Semistate Design VI
- 25. Semistate Design VII
- 26. Semistate Design VIII
- 27. Semistate Design IX
- 28. Basic VLSI Components
- 29. Differential Pair Circuit
- 30. Differential Pair Layout
- 31. LTI Semistate Canonical Form I
- 32. LTI Semistate Canonical Form II
- 33. LTI Semistate Canonical Form III
- 34. References

Describing Equations - I General Nonlinear Time-Varying Circuit

0=F(x,x,u,t)0=G(x,y,u,t)

x=internal description vector, k-vector x=time derivative u=input, m-vector y=output, n-vector

Difficulty: too cumbersome to use for most purposes of analysis or synthesis. Describing Equations - II State Variable Equations

 $\overset{\bullet}{x} = F(x,u,t)$ y=G(x,t)

x=internal state, k-vector x=time derivative u=input, m-vector y=output, n-vector

Advantage: covered by years of mathematical theories

Difficulty: must augment G separately to include resistors, differentiators, etc..

 $G(x,t) \Rightarrow G(x,u,u,u,...,t)$ 

#### Describing Equations - III

#### Semistate Equations State Equations

Canonical Form  $E_{x}^{\bullet} = A(x,t) + Bu$ y=Cx

B, C, E constant matrices x=internal state, k-vector x=time derivative u=input, m-vector y=output, n-vector

This is the form needed for VLSI where A(x,t)=A(x) is usually nonlinear.

#### Describing Equations - IV

#### Linear Time-Invariant (LTI) Circuits

$$Ex = Ax + Bu
 y = Cx (+Du)$$

A, B, C, D, E = constant matrices x=semi-state, k-vector • x=time derivative u=input, m-vector y=output, n-vector

If  $E=1_k$  reduces to state variable case. Most useful time-domain description for design of linear circuits.

We will assume all quantities real.

### Setting Up Equations - I Use graph theory:

b = branches & # of branches

 $\ell$  = links & # of independent link branches t = tree & # of independent tree branches Assume only one separate part by attaching common grounds number tree branches first and links last

$$\mathbf{v}_{\mathbf{b}} = \begin{bmatrix} \mathbf{v}_{\mathbf{t}} \\ \mathbf{v}_{\ell} \end{bmatrix}, \quad \mathbf{i}_{\mathbf{b}} = \begin{bmatrix} \mathbf{i}_{\mathbf{t}} \\ \mathbf{i}_{\ell} \end{bmatrix}$$

 $0 = Ci_b$ , KCL, 1 equation for each t branch  $C = \begin{bmatrix} 1_t & M \end{bmatrix} = \text{cut-set matrix}$ 

 $0=Tv_b$ , KVL, 1 equation for each  $\ell$  branch  $T = \begin{bmatrix} N & 1_{\ell} \end{bmatrix} =$  tie-set matcix

#### Setting Up Equations - II

Power\_in=0= $v_b^{T}i_b = v_t^{T} \begin{bmatrix} 1\\ M^{T} \end{bmatrix} \begin{bmatrix} N & 1_{\ell} \end{bmatrix} i_{\ell}$ As a graph exists where  $v_t$  and  $i_{\ell}$  are independent sources,  $N=-M^{T}$ .

$$\mathbf{v}_{\mathbf{b}} = C^{\mathsf{T}} \mathbf{v}_{\mathbf{t}} = \begin{bmatrix} 1 \\ \mathbf{t} \\ \mathbf{M}^{\mathsf{T}} \end{bmatrix} \mathbf{v}_{\mathbf{t}}, \mathbf{v}_{\ell} = \mathbf{M}^{\mathsf{T}} \mathbf{v}_{\mathbf{t}}$$
$$\mathbf{i}_{\mathbf{b}} = T^{\mathsf{T}} \mathbf{i}_{\ell} = \begin{bmatrix} -\mathbf{M} \\ 1 \\ \ell \end{bmatrix} \mathbf{i}_{\ell}, \mathbf{i}_{\mathbf{t}} = -\mathbf{M} \mathbf{i}_{\ell}$$
$$\begin{bmatrix} \mathbf{v}_{\mathbf{t}} \end{bmatrix}$$

 $\mathbf{x} = \begin{vmatrix} \mathbf{t} \\ \mathbf{i}_{\boldsymbol{\ell}} \end{vmatrix}$ 

#### Setting Up Equations - III

Assume, for convenience of seeing the theory, and by available equivalences usually using gyrators, that all dynamics is in capacitors and all sources are current sources. For a linear time-invariant circuit we can also assume a branch by branch admittance matrix exists.





#### Setting Up Equations Example 1 - I

#### **Current Mirror**





$$\mathbf{x} = \begin{bmatrix} \mathbf{v}_{t} \\ \mathbf{i}_{\ell} \end{bmatrix} = \begin{bmatrix} \mathbf{b} \\ \mathbf{v}_{b2} \\ \mathbf{i}_{b3} \\ \mathbf{b} \end{bmatrix} = \begin{bmatrix} \mathbf{1} \\ \mathbf{v}_{2} \\ \mathbf{i}_{3} \\ \mathbf{i}_{4} \\ \mathbf{i}_{5} \end{bmatrix}$$

$$u = I_{in}; y = i_{b5} = Cx = \begin{bmatrix} 0 & 0 & 0 & 1 \end{bmatrix} x$$

Setting Up Equations Example 1 - II KCL – cut sets for nodes I & II  $\begin{bmatrix} 0 \\ 0 \end{bmatrix} = \begin{bmatrix} 1 & 0 & 1 & 1 & 0 \\ 0 & 1 & 0 & 0 & 1 \end{bmatrix} \begin{vmatrix} {}^{1}b1 \\ {}^{i}b2 \\ {}^{i}b3 \\ {}^{i}b3 \\ {}^{i}b4 \\ {}^{i}b4 \end{vmatrix} = Ci_{b}$ KVL – tie sets for links 3,4,5  $\begin{bmatrix} 0\\0\\0\\0 \end{bmatrix} = \begin{bmatrix} -1 & 0 & 1 & 0 & 0\\-1 & 0 & 0 & 1 & 0\\0 & -1 & 0 & 0 & 1 \end{bmatrix} \begin{bmatrix} v_{b1}\\v_{b2}\\v_{b3}\\v_{b3}\\v_{b4}\\v_{b5} \end{bmatrix} = Tv_{b}$ 

$$\begin{bmatrix} v_{b3} \\ v_{b4} \\ v_{b5} \end{bmatrix} = \begin{bmatrix} 1 & 0 \\ 1 & 0 \\ 0 & 1 \end{bmatrix} v_{t} = M^{T}v_{t}, \begin{bmatrix} i_{b1} \\ i_{b2} \end{bmatrix} = \begin{bmatrix} -1 & -1 & 0 \\ 0 & 0 & -1 \end{bmatrix} i_{\ell} = -Mi_{\ell}$$
$$= v_{\ell} = i_{t}$$

Setting Up Equations Example 1 - III  

$$v_{b} = v, \quad i_{b} = i+J; J = \begin{bmatrix} -I_{in} & -GV_{dd} & 0 & 0 & 0 \end{bmatrix}^{T}$$
Device Equations  

$$\begin{bmatrix} i_{1} \\ i_{2} \\ i_{3} \\ i_{4} \\ i_{5} \end{bmatrix} = \begin{bmatrix} Cv_{1} \\ Gv_{2} \\ f(v_{1}, v_{1}; \beta_{1}) \\ 0 \\ f(v_{1}, v_{2}; \beta_{2}) \end{bmatrix} = i_{b} - J = \begin{bmatrix} i_{b1} \\ i_{b2} \\ i_{b3} \\ i_{b4} \\ i_{b5} \end{bmatrix} + \begin{bmatrix} I_{in} \\ GV_{dd} \\ 0 \\ 0 \\ 0 \end{bmatrix}$$

$$= \begin{bmatrix} -M \\ 1_{3} \end{bmatrix} i_{\ell} + \begin{bmatrix} 0 \\ GVdd \\ 0 \\ 0 \\ 0 \end{bmatrix} + \begin{bmatrix} 1 \\ 0 \\ 0 \\ 0 \\ 0 \end{bmatrix} u$$

#### Setting Up Equations Example 1 - IV Final Semistate Equations

#### Reducing

$$Cv_{1}^{\bullet} = -f(v_{1}, v_{1}; \beta_{1}) + u$$
  

$$x_{5} = f(v_{1}, v_{2}; \beta_{2}) = -Gv_{2} + GV_{dd}$$
  

$$y = f(v_{1}, v_{2}; \beta_{2})$$

Common case:  $f(v_1,v_1;\beta_1) = \frac{\beta_1}{\beta_2} f(v_1,v_2;\beta_2)$   $Cv_1 = -\frac{\beta_1}{\beta_2} y + u$   $C=0 \Rightarrow y = \frac{\beta_2}{\beta_1} u = \frac{W_2}{W_1} \frac{L_1}{L_2} u$  Semistate for LTI Circuits - I  $E_{x=Ax+Bu}^{\bullet}$ y=Cx

We will assume a "regular" system i.e. inverse exists for sE-A Examples:

Admittance matrix, u=v, y=i: Y(s)=C(sE-A)<sup>-1</sup>B

Resistive circuit on admittance basis: Y=CA<sup>-1</sup>B

Derivative:

$$\begin{bmatrix} 0 & 1 \\ 0 & 0 \end{bmatrix} \stackrel{\bullet}{\mathbf{x}} = \begin{bmatrix} -1 & 0 \\ 0 & -1 \end{bmatrix} \mathbf{x} + \begin{bmatrix} 0 \\ 1 \end{bmatrix} \mathbf{u}$$
$$\mathbf{y} = \begin{bmatrix} -1 & 0 \end{bmatrix} \mathbf{x}$$

$$C(sE-A)^{-1}B = \begin{bmatrix} -1 & 0 \end{bmatrix} \begin{bmatrix} 1 & -s \\ 0 & 1 \end{bmatrix} \begin{bmatrix} 0 \\ 1 \end{bmatrix} \text{ as } \det(sE-A) = \det \begin{bmatrix} 1 & s \\ 0 & 1 \end{bmatrix} = 1$$
  
or y=su

#### Semistate for LTI Circuits - II

# Addition of admittances: $Y_{1}(s) = C_{1}(sE_{1} - A_{1})^{-1}B_{1}; \quad Y_{2}(s) = C_{2}(sE_{1} - A_{2})^{-1}B_{2}$ $u = u_{1} = u_{2}, \quad y = y_{1} + y_{2}, \quad x = \begin{bmatrix} x_{1} \\ x_{2} \end{bmatrix}$ $\begin{bmatrix} E_{1} & 0 \\ 0 & E_{2} \end{bmatrix} sx = \begin{bmatrix} A_{1} & 0 \\ 0 & A_{2} \end{bmatrix} x + \begin{bmatrix} B_{1} \\ B_{2} \end{bmatrix} u$ $y = \begin{bmatrix} C_{1} & C_{2} \end{bmatrix} x$

```
Semistate Properties - I
```

Index of a matrix: smallest nonnegative i for which

 $rank(A^{i}) = rank(A^{i+1})$ Examples: Nonsingular = index 0 $\begin{bmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 0 \end{bmatrix}^{1} = \begin{bmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 0 \end{bmatrix}^{2} \Rightarrow \text{ index } 1$  $\begin{bmatrix} 0 & 1 \\ 0 & 0 \end{bmatrix} \begin{bmatrix} 0 & 1 \\ 0 & 0 \end{bmatrix} = \begin{bmatrix} 0 & 0 \\ 0 & 0 \end{bmatrix} \Rightarrow index = 2$  $\begin{bmatrix} 0 & 1 & 0 & 0 & 1 & 0 \\ 0 & 0 & 1 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 0 \end{bmatrix} = \begin{bmatrix} 0 & 0 & 1 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix}$  $\begin{bmatrix} 0 & 1 & 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix} \Rightarrow \text{ index} = 3$ 

# Semistate Properties - II $\begin{bmatrix} 0 & 0 & 1 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix} \Rightarrow index 1, \begin{bmatrix} 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 \end{bmatrix} \Rightarrow index 4$ $\begin{bmatrix} 0 & 1 & 0 \\ 0 & 0 & 1 \\ 0 & 0 & 0 \end{bmatrix} \Rightarrow index 3; block indices (3,2)$

Physical meaning: Sum of (block index-1) = # of differentiators needed

#### Semistate Design - I



# $Y(s) = Y_{11} + Y_{12}(Y_L(s) + Y_{22})^{-1}Y_{21}$

Compare with  $Y(s)=C(sE-A)^{-1}B$ Therefore identify

$$sEx = Y_L(s)x = -Y_{22}x + Y_{21}u$$
$$y = Y_{12}x$$

In order to realize  $Y_L$  with capacitors, for VLSI, transform E to symmetric positive semidefinite

Semistate Design - II

Transformation: multiply by P and replace x by Qx to replace E by

$$PEQ = C_{ap} + 0_{k-c}$$
  
where + = directsum,  
$$C_{ap} = C_{ap}^{T} \text{ and } c = rankE$$



Bring  $C_{ap}$  to diagonal positive definite form (always possible) to synthesize by uncoupled positive capacitors. Synthesize  $Y_{coupling}$  by differential pairs. Note that  $Y_{coupling}$  may be active. Semistate Design - IV

#### Transfer function synthesis:

Transform to Y and use gyrators to get  $u=v_1$ ,  $y=i_2$ 

Case of voltage transfer function:



Identify:  $v_3 = x$  $i_2 = -gv_{out} = -gy$ ,  $i_{out} = 0$ ,  $v_1 = u$ ,  $i_1 = don't$  care Semistate Design - V



Therefore, synthesize  $Y_{coupling}$  by VCCSs = differential pairs and load in  $Y_L(s)$  = capacitors and opens.

#### Semistate Design - VI



Choose the don't care so the coupling admittance is as lossless (skew symmetric as possible and –PAQ as passive as possible. Eventually scale for VLSI.

$$Y_{\text{coupling}} = \begin{bmatrix} 0 & 0 & (PB)^{T} \\ 0 & 0 & CQ \\ -PB & -(CQ)^{T} & -PAQ \end{bmatrix}$$

#### Semistate Design - VII

Example:

$$\frac{v_2}{v_1} = \frac{3s^3}{s^2 + 2s + 1} = 3s - 6 + \frac{3s + 6}{s^2 + 2s + 1}$$

Realize as the sum of three admittances

For 
$$\frac{3s+6}{s^2+2s+1}$$
:  $\begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix}$ sx<sub>a</sub> =  $\begin{bmatrix} 0 & 1 \\ -1 & -2 \end{bmatrix}$ x<sub>a</sub> +  $\begin{bmatrix} 1 \\ 0 \end{bmatrix}$ u  
y<sub>a</sub> =  $\begin{bmatrix} 6 & 3 \end{bmatrix}$ x<sub>a</sub>

For 3s: 
$$\begin{bmatrix} 0 & 1 \\ 0 & 0 \end{bmatrix} \mathbf{x}_{b} = \begin{bmatrix} -1 & 0 \\ 0 & -1 \end{bmatrix} \mathbf{x}_{b} + \begin{bmatrix} 0 \\ 1 \end{bmatrix} \mathbf{u}$$
$$\mathbf{y}_{b} = \begin{bmatrix} -1 & 0 \end{bmatrix} \mathbf{x}_{b}$$

For -6: 
$$[0]sx_c = [-1]x_c + [1]u$$
  
 $y_c = [-6]x_c$ 

# Semistate Design - VIII $\begin{bmatrix} 1 & 0 & & & \\ 0 & 1 & & \\ & 0 & 1 & \\ & & 0 & 0 \\ & & & 0 \end{bmatrix} \begin{bmatrix} 0 & 1 & & & \\ -1 & -2 & & \\ & & -1 & & \\ & & & -1 & \\ & & & -1 & \\ & & & & -1 \end{bmatrix} \begin{bmatrix} 0 \\ 1 \\ 1 \\ 1 \\ 1 \end{bmatrix}$ $y = \begin{bmatrix} 6 & 3 & -1 & 0 & -6 \end{bmatrix} x$

To get E diagonal we permute the 3<sup>rd</sup> and 4<sup>th</sup> columns using

$$P=1_{2} + \begin{bmatrix} 0 & 1 \\ 1 & 0 \end{bmatrix} + 1, Q=1_{5}$$
  
Filling in the don't care entries to obtain skew-like symmetry

$$Y_{\text{coupling}} = \begin{bmatrix} 0 & 0 & 0 & 1 & 0 & 1 & 1 \\ 0 & 0 & 6 & 3 & 0 & -1 & -6 \\ 0 & -6 & 0 & -1 & & & \\ -1 & -3 & 1 & 2 & & & \\ 0 & 6 & & 0 & 1 & & \\ -1 & 1 & & 1 & 0 & & \\ -1 & 0 & & & & 1 \end{bmatrix}$$

#### Semistate Design - IX

This is realized by a seven port of differential pairs, some back to back as gyrators. The second port has a gyrator, of gyrator conductance -1, to convert  $i_2$  to  $-gv_{out}$ . The last 5 ports are loaded with 3 unit capacitors and two open circuits.

Note that the third capacitor could have been placed in parallel with the input but that possibility is outside of this design method (though not outside of semistate theory) since no coupling Y would exist.

#### **Basic VLSI Components**

#### **Differential Pair**

Symbol = VCCS = Spice G  $Y = \begin{bmatrix} 0 & 0 \\ G & 0 \end{bmatrix}$ 



PMOS & NMOS Capacitors



#### Differential Pair - Circuit



Differential Pair for 1.6u technology & layout DC analysis: Vin+ -5 to +5, 0.1v steps; nest: Vin- -5 to +5, 1v steps

#### Response



# Differential Pair - Layout

#### [Ne3]



LTI Semistate Canonical Form - I

The standard canonical form is

$$\begin{bmatrix} \mathbf{1}_{\sigma} & \mathbf{0} \\ \mathbf{0} & \mathbf{N}_{i1} \end{bmatrix} \overset{\bullet}{\mathbf{x}} = \begin{bmatrix} \mathbf{A}_{11} & \mathbf{0} \\ \mathbf{0} & \mathbf{1}_{k-\sigma} \end{bmatrix} \mathbf{x} + \begin{bmatrix} \mathbf{B}_{1} \\ \mathbf{B}_{2} \end{bmatrix} \mathbf{u}$$
$$\mathbf{y} = \begin{bmatrix} \mathbf{C}_{1} & \mathbf{C}_{2} \end{bmatrix} \mathbf{x}$$

Where N<sub>il</sub> is nilpotent (or absent if E is nonsingular).

Proof: Rather messy (in Gantmacher [GA2])

$$T(sE-A)T^{-1} = s(E_{ns} + E_{nil}) - A_{1} \text{ with } A_{1} = TAT^{-1}$$
$$= (s-\alpha)(E_{ns} + E_{nil}) + \left[\alpha(E_{ns} + E_{nil}) - A_{1}\right];$$
Choose real  $\alpha$  such that  $\left[\alpha(E_{ns} + E_{nil}) - A_{1}\right]$ is nonsingular. Multiply by inverse of

$$\begin{bmatrix} \alpha(E_{ns} + E_{nil}) - A_1 \end{bmatrix} \text{ then } (sE - A) \Rightarrow$$

$${}^1_k + (s - \alpha) \left[ \alpha(E_{ns} + E_{nil}) - A_1 \right]^{-1} (E_{ns} + E_{nil})$$

LTI Semistate Canonical Form - II With a new T bring  $\left[\alpha(E_{ns} \stackrel{\bullet}{+} E_{nil}) - A_{1}\right]^{-1} (E_{ns} \stackrel{\bullet}{+} E_{nil}) \Rightarrow$ 

$$F_{ns} + F_{nil} \text{ or } sE-A \Rightarrow$$

$$s \left[ F_{ns} + F_{nil} \right] - \left[ \alpha (F_{ns} + F_{nil}) - 1_{k} \right]$$

Multiply by the inverse of

$$F_{ns} + \left[ \alpha F_{nil} - 1_{k-\sigma} \right]$$

Sends sE-A to the desired form

$$(s_{\sigma} - [\alpha_{\sigma} - F_{ns}^{-1}]) + (s[\alpha_{ni} - 1_{\sigma}]^{-1}F_{ni}^{-1} - 1_{k-\sigma})$$

LTI Semistate Canonical Form - III

Use in design:

$$1_{c1}x_{1}(t) = \int_{0}^{t} [A_{11}x_{1}(\tau) + B_{1}u(\tau)]d\tau + x_{1}(0)$$

$$x_{2}(t) = \frac{d(N_{11}x_{2}(t))}{dt} - B_{2}u(t)$$
$$y(t) = C_{1}x_{1}(t) + C_{2}x_{2}(t)$$

For synthesis replace the middle term by its transformed such that the derivative term is diagonal

$$s(1_{c2} + 0_{k-c1-c2})x_2 = A_{22}x_2 + B_2u$$

Synthesis can now take place by the use of c1+c2 unit capacitors fed by differential pairs for  $A_{11}$ ,  $A_{22}$ ,  $B_1$  and  $B_2$  with u=voltage, y=current.

## References

[CA1] S. L. Campbell, "Singular Systems of Differential Equations," Pitman Advanced Publishing Program, San Francisco, 1980. See p. 44 for Drazin inverse solution.

[CA2] S. L. Campbell, "Singular Systems of Differential Equations II," Pitman Advanced Publishing Program, San Francisco, 1982. See p. 16 for the standard canonical form.

[GA1] F. R. Gantmacher, "The Theory of Matrices, volume two" Chelsea Publishing Company, New York, 1959. See p. 28 for the derivation of the standard canonical form

[Ne1] R. W. Newcomb and B. Dziurla, "Some Circuits and Systems Applications of Semistate Theory," Circuits Systems and Signal Processing, Vol. 8, No. 3, 1989, pp. 235 – 260.

[Ne2] R. W. Newcomb, "Semistate Design Theory," Circuits Systems and Signal Processing, Vol. 1, No. 1, 1982, pp. 204 – 216.

[Ne3] http://www.ee.umd.edu/newcomb/VLSI\_circuits.htm