

A QUASILOSSLESS TIME-VARIABLE SYNTHESIS SUITABLE FOR INTEGRATED CIRCUITS

R. W. NEWCOMB

Stanford Electronics Laboratories, Stanford, California
Institut de Mécanique et Mathématiques Appliquées
Université Catholique de Louvain, Heverlee, Belgium

Abstract—

The essence of man is his heart
And what thereto pertains.

Here using capacitors, normalized fixed, and gyrators,
grounded time-varying, the two shaping hearts
integrated in linear forms, a practical Foster
type synthesis gains: quasilossless, n -port,
integratable, time-variable, minimal C .

Though hearts are practiced bare known
Integrated their essence obtains.

1. INTRODUCTION

THE importance of microsystems to today's technology, as well as the ability to realize scientific dreams, has led to an awareness of the vast potential of integrated circuits^(1, 2), their popularization⁽³⁾ and their interpretation in art.⁽⁴⁾ Because of the complex logic size and reliability requirements of modern digital systems and the availability to fulfil many of these requirements [Ref. (5), pp. 190-203], integrated circuits have found, and should continue to find, wide acceptance in digital computer design.^(6, 7) In the linear circuits area the situation is somewhat different because of the absence of basic circuits [Ref. (8), p. 99]. However, this situation is rapidly changing with the development of pertinent linear time-invariant circuit synthesis methods⁽⁹⁻¹²⁾ using presently available integrated capacitors [Ref. (13), pp. 247-255], integrated operational amplifiers,⁽¹⁴⁾ and integrated variable gyrators.^(15, 16) Synthesis methods in terms of negative impedance converters have been described,⁽¹⁷⁾ in conjunction with distributed circuit concepts,^(17, 18) while very practical active RC lumped-distributed circuitry has been developed.⁽¹⁹⁾ Likewise, the presence of electronically

adjustable gyrators has led to apparently practical means of obtaining integrated variable delay lines,⁽²⁰⁾ voltage controlled tunable structures,⁽²¹⁾ and electronically variable oscillators and mixers.⁽²²⁾ Still, although the position of specific integrated electronically tunable structures seems clear, practical synthesis of broad classes of time-variable circuits for integration have not generally been discussed in the literature.

Here we point out the further versatility of integrated circuits by theoretically developing a readily and practically integrated time-variable synthesis of quasilossless networks. The theory rests upon the use of gyrators to obtain all coupling and time-variable constraints; its practical significance lies in the recent integration of the gyrator⁽²³⁾ through a commercially reproducible structure.

The theory rests upon the Spaulding decomposition [Ref. (24), p. 6, (25)] of finite lossless time-domain immittances. In actual fact this decomposition holds for the more general class of quasilossless immittances, defined by Anderson [Ref. (26), p. 41] as an immittance of any circuit connexion of a finite number of passive lossless circuit elements (i.e. variable transformers and

gyrators and fixed inductors and capacitors). The quasilossless synthesis to be described uses only three-terminal, grounded, time-variable gyrators and a minimum number of fixed capacitors, also grounded. Although a synthesis could be obtained by making cascade gyrator replacements⁽²⁷⁾ of all transformers in previously obtained structures,^(28, 25, 29) the results would generally be impractical because of the shorting of elements by the common ground required in presently obtainable integrated gyrators; an overly excess number of gyrators would also be needed. Nevertheless, by introduction of extra circuitry the gyrators can be ungrounded if so desired,⁽³⁰⁻³²⁾ though this apparently less practical approach will not be taken here. Consequently, a different interpretation is developed here for the Spaulding decomposition of an $n \times n$ time domain impulsive-admittance $\mathbf{y}(t, \tau)$. This interpretation obtains a ground common to all gyrators and capacitors allowing for proper biasing of the transistors (and diodes) realizing the gyrators (and capacitors) without disruption of circuit operation.

2. PRELIMINARIES

In this section we quickly review for ready reference the background notions needed for synthesis, most of which are rigorously treated in the somewhat unavailable references (24), (26), (33), (34).

To be perfectly rigorous and to avoid paradoxical pitfalls it is suitable to consider an n -port network's port voltages \mathbf{v} and currents \mathbf{i} as n -vectors of infinitely differentiable functions of time, t , which are zero until some finite time. If we let a superscript tilde denote matrix transposition, for a given network \mathbf{N} the input energy

$$\xi(t) = \int_{-\infty}^t \tilde{\mathbf{v}}(\tau) \mathbf{i}(\tau) d\tau \quad (2.1)$$

is then well-defined for all pairs $[\mathbf{v}, \mathbf{i}]$ of voltage and current allowed by the network at its ports; we write $[\mathbf{v}, \mathbf{i}] \in \mathbf{N}$ for such allowed pairs [Ref. (35), p. 8]. If $\xi(t) \geq 0$ for all $[\mathbf{v}, \mathbf{i}] \in \mathbf{N}$ and all finite t , then \mathbf{N} is called *passive*. If arbitrary square-integrable voltage sources \mathbf{e} of one ohm internal source impedances are connected to a passive \mathbf{N} and if $\xi(\infty) = 0$ for all resulting $[\mathbf{v}, \mathbf{i}] \in \mathbf{N}$, then \mathbf{N} is

called *lossless*. A passive network constructed from a finite number of time-variable transformers, time-variable gyrators, and time-invariant, passive, inductors and capacitors is called *quasilossless*. Although the circuit elements in a linear quasilossless network are individually lossless their interconnection need not be lossless,⁽³⁶⁾ this is seen, for example, by a unit capacitor loaded transformer whose time-variable turns ratio drops at some finite time to, and remains thereafter at, zero. Still, lossless networks are special cases of quasilossless ones for which the necessary and sufficient synthesis conditions for realizability in the linear case are known in terms of the various network descriptions.

We will assume that the network \mathbf{N} is described by its *impulsive admittance* $\mathbf{y}(t, \tau)$, this being defined through

$$\mathbf{i}(t) = \int_{-\infty}^{\infty} \mathbf{y}(t, \tau) \mathbf{v}(\tau) d\tau \quad (2.2)$$

for all $[\mathbf{v}, \mathbf{i}] \in \mathbf{N}$. However, the integral of (2.2) must be rigorously interpreted in the distributional theory sense with \mathbf{y} a distributional kernel, the "physical" impulse response matrix. For conciseness (2.2) is written as $\mathbf{i} = \mathbf{y} \cdot \mathbf{v}$; the impulsive impedance $\mathbf{z}(t, \tau)$ is, therefore, defined by $\mathbf{v} = \mathbf{z} \cdot \mathbf{i}$. When, as is true in the quasilossless case, \mathbf{N} is *finite*, that is, described by differential operators $\mathbf{a}(\cdot, \cdot)$ and $\mathbf{b}(\cdot, \cdot)$ through

$$\mathbf{a}(p, t) \mathbf{v}(t) = \mathbf{b}(p, t) \mathbf{i}(t), \quad p = d/dt \quad (2.3)$$

then the entries of \mathbf{y} are antecedal (i.e. non-anticipatory) solutions of the describing equations (2.3), subject to impulsive input voltages. Corresponding to (2.3) is an adjoint set of equations having the anticipative (i.e. nonantecedal) impulse response matrix \mathbf{y}^a defined by $\mathbf{y}^a(t, \tau) = \tilde{\mathbf{y}}(\tau, t)$. As with all sets of differential equations, this adjoint set has an equally valid antecedal impulse response matrix \mathbf{y}_a^a . The antecedal adjoint \mathbf{y}_a^a is of considerable interest since, when subject also to the passivity condition of (2.1), the *quasilossless condition* is [Refs. (25), (26), p. 41]

$$\mathbf{y} + \mathbf{y}_a^a = \mathbf{0}_n \quad (2.4)$$

where $\mathbf{0}_n$ is the $n \times n$ zero matrix. An admittance (or impedance) having $\mathcal{E}(t) \geq 0$ and satisfying (2.4) will, as a consequence, be called *quasi-lossless*.

A system of differential equations (2.3) has an antecedal impulsive admittance [Refs. (24), p. 86; (37), p. 184; (38), p. 529]

$$\mathbf{y}(t, \tau) = \sum_{j=0}^r \mathbf{y}_j(t) \delta^{(j)}(t-\tau) + \tilde{\Psi}(t) \Theta(\tau) \mathbf{u}(t-\tau) \quad (2.5)$$

where \mathbf{u} is the unit step function, δ is the unit impulse with $\delta^{(j)}$ its j th derivative, the \mathbf{y}_j are $n \times n$ matrices while Ψ and Θ are $q \times n$ matrices whose q rows are linearly independent over all time [Ref. (38), p. 530]. The passivity requirement shows, by somewhat tricky reasoning [Ref. (24), pp. 47-51], that $\mathbf{y}_j = \mathbf{0}_n$ for $j \geq 2$ and that \mathbf{y}_1 is symmetric and

$$\mathbf{y}_0 = \begin{bmatrix} 0 & -\gamma_1 & -\gamma_2 \\ \gamma_1 & 0 & -\gamma_3 \\ \gamma_2 & \gamma_3 & 0 \end{bmatrix} = \begin{bmatrix} 0 & -\gamma_1 & 0 \\ \gamma_1 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix} + \begin{bmatrix} 0 & 0 & -\gamma_2 \\ 0 & 0 & 0 \\ \gamma_2 & 0 & 0 \end{bmatrix} + \begin{bmatrix} 0 & 0 & 0 \\ 0 & 0 & -\gamma_3 \\ 0 & \gamma_3 & 0 \end{bmatrix} \quad (3.3)$$

positive semidefinite [Ref. (39), p. 8-4; (24), p. 52]. Application of (2.4) then shows that one can obtain the following *Spaulding decomposition* of a quasi-lossless impulsive admittance [Ref. (24), p. 67]

$$\mathbf{y}(t, \tau) = \tilde{\mathbf{N}}(t) \{ \delta^{(1)}(t-\tau) \mathbf{1}_l \} \mathbf{N}(\tau) + \mathbf{y}_0(t) \delta(t-\tau) + \tilde{\mathbf{M}}(t) \{ \mathbf{u}(t-\tau) \mathbf{1}_c \} \mathbf{M}(\tau) \quad (2.6)$$

where $\mathbf{1}_c$ and $\mathbf{1}_l$ are the identity matrices of order c and l with $l = [\text{rank } \mathbf{y}_1] \leq n$ and $\mathbf{y}_0 = -\tilde{\mathbf{y}}_0$; of course $c \leq q = [\text{number of rows of } \Theta]$, and c will be chosen the smallest possible. On physical grounds,⁽⁴⁰⁾ and for mathematical simplicity, we will assume the entries of \mathbf{N} , \mathbf{M} , and \mathbf{y}_0 to be infinitely differentiable functions.

3. QUASILOSSLESS SYNTHESIS

We begin by noting that it is a somewhat straightforward matter^(15, 23) to construct an integrated, time-variable, 3-terminal, grounded gyrator of gyration conductance $\gamma(t)$. Such is symbolized by Fig. 1 and described by

$$\mathbf{y}(t, \tau) = \begin{bmatrix} 0 & -\gamma(t) \\ \gamma(t) & 0 \end{bmatrix} \delta(t-\tau) \quad (3.1)$$




FIG. 1. Grounded gyrator.

Any $n \times n$ matrix of the form

$$\mathbf{y}(t, \tau) = \mathbf{y}_0(t) \delta(t-\tau), \quad \mathbf{y}_0 = -\tilde{\mathbf{y}}_0 \quad (3.2)$$

is then easily realized by at most $n(n-1)/2$ gyrators. For this realization one merely writes \mathbf{y}_0 as the sum of skew-symmetric matrices of rank two, each such matrix corresponding to one gyrator, interconnecting two of the ports, and open circuits, all ports having one common grounded terminal. The sub-networks realizing the rank two matrices are then connected in parallel to obtain $\mathbf{y}_0(t) \delta(t-\tau)$. For example, for

the realization of $\mathbf{y}_0(t) \delta(t-\tau)$ is as shown in Fig. 2. As a consequence, the $(n+m) \times (n+m)$ matrix

$$\mathbf{y}_c(t, \tau) = \begin{bmatrix} \mathbf{0}_n & -\tilde{\Gamma}(t) \\ \Gamma(t) & \mathbf{0}_m \end{bmatrix} \delta(t-\tau) \quad (3.4)$$




FIG. 2. 3-port $\mathbf{y}_0 \delta$ realization.

is also readily realized by at most nm grounded gyrators. For notational convenience the described gyrator connexion realizing (3.2) will be drawn as in Fig. 3(a) while that for \mathbf{y}_c of (3.4) is shown in Fig. 3(b).




FIG. 3. Gyration realization conventions.

If now we consider Fig. 4 where an m -port described by its impulsive impedance \mathbf{z}_l cascade loads a gyrator $(n+m)$ -port described by (3.4), then

we find, from $\mathbf{v}_2 = -\mathbf{z}_l \mathbf{i}_2$ and $\begin{bmatrix} \mathbf{i} \\ \mathbf{j}_2 \end{bmatrix} = \mathbf{y}_c \begin{bmatrix} \mathbf{v} \\ \mathbf{v}_2 \end{bmatrix}$

$$\mathbf{y}(t, \tau) = \tilde{\Gamma}(t) \mathbf{z}_l(t, \tau) \Gamma(\tau) \quad (3.5)$$

Note that, as expected, the gyrators change a load into its dual.

grounded gyrators of Fig. 3(b), with this connexion in fact placing the same ground upon the capacitors as on the gyrators. The $\tilde{\mathbf{N}}\{\delta^{(1)}\mathbf{1}_l\}\mathbf{N}$ term represents l unit inductors loading grounded gyrators; the inductors can in turn be realized by loading a gyrator $2l$ -port having $\Gamma = \mathbf{1}_l$ by l unit capacitors, as the relation dual to (3.5) shows. These networks realizing the three terms of (2.6) are then connected in parallel to obtain the final structure shown in Fig. 5. It should be observed that the same ground is carried common throughout the structure.

One sees, somewhat intuitively, that the process uses the minimum number of capacitors since the state space dimension for any realization of (2.6) must be at least $c+l$, and we have achieved dimension $c+l$.

As an example to illustrate the procedure consider

$$\mathbf{y}(t, \tau) = \begin{bmatrix} 0 & -t \sin t \\ t \sin t & 0 \end{bmatrix} \delta(t - \tau) + \begin{bmatrix} \cos 2t \cos 2\tau + \sin t \sin \tau & 2 \cos 2t \cos 2\tau + 3 \sin t \sin \tau \\ 2 \cos 2t \cos 2\tau + 3 \sin t \sin \tau & 4 \cos 2t \cos 2\tau + 9 \sin t \sin \tau \end{bmatrix} u(t - \tau) \quad (3.6a)$$

for which the Spaulding decomposition is

$$\mathbf{y}(t, \tau) = \begin{bmatrix} 0 & -t \sin t \\ t \sin t & 0 \end{bmatrix} \delta(t - \tau) + \begin{bmatrix} \cos 2t & \sin t & 0 \\ 2 \cos 2t & 3 \sin t & \cos 2t \end{bmatrix} \times \begin{bmatrix} u(t - \tau) & 0 & 0 \\ 0 & u(t - \tau) & 0 \\ 0 & 0 & u(t - \tau) \end{bmatrix} \begin{bmatrix} \cos 2\tau & 2 \cos 2\tau \\ \sin \tau & 3 \sin \tau \\ 0 & \cos 2\tau \end{bmatrix} \quad (3.6b)$$




FIG. 4. Cascade load connexion.

At this point we can realize a given quasilossless impulsive admittance $\mathbf{y}(t, \tau)$ by directly interpreting Spaulding's decomposition (2.6). The realization of $\mathbf{y}_0(t) \delta(t - \tau)$ has already been described. The term $\mathbf{M}\{u\mathbf{1}_c\}\mathbf{M}$ represents c unit capacitors loading the




FIG. 5. Grounded capacitor gyrator admittance realization.




FIG. 6. Example 2-port realization.

From (3.6b) the quasilossless network of Fig. 6 results.

One practical problem shows up in that the gyrators of Fig. 6 specifically, and Fig. 5 generally, have gyration conductances which change signs. This problem can be solved⁽⁴¹⁾ by connecting two gyrators in parallel, one to realize the positive and one the negative portion of the gyration conductance; a negative gyration conductance is obtained from a positive one by reversing the ports (when $\gamma > 0$ the gyrator in the parallel combination for the

make judicious combinations of variable elements,⁽⁴²⁾ however, it is simpler to proceed directly to obtain a time-invariant grounded gyrator minimal (grounded) capacitor structure. For this we consider the Laplace transform characterization, $Y(p) = \mathcal{L}[y(t,0)]$, which must be positive-real. Since, in the time-invariant case, a quasilossless network must be lossless (as a finite connexion of fixed lossless elements [Ref. (35), p. 153]), then [Ref. (35), p. 102] $Y(p) = -\tilde{Y}(-p)$ and the standard lossless partial-fraction decomposition holds [Ref. (35), p. 128]

$$Y(p) = B_\infty + pA_\infty + p^{-1}A_0 + \sum_{i=1}^r Y_i(p); \quad Y_i(p) = \frac{pA_i + B_i}{p^2 + \omega_i^2} \quad (4.1)$$

negative portion is adjusted to be an open circuit, for example).

where each of the terms in the sum is individually positive-real and lossless. We can then write [Ref. (35), pp. 205, 210]

4. TIME-INVARIANT SYNTHESIS

In the time-invariant case, where $y(t,\tau) = y(t-\tau,0)$, the procedure of the last sections yields a synthesis generally incorporating non time-invariant elements. To eliminate these one can

$$pA_\infty = \tilde{T}_i[p1_i]T_i \quad (4.2a)$$

$$p^{-1}A_0 = \tilde{T}_c[p^{-1}1_c]T_c \quad (4.2b)$$

$$\frac{p\mathbf{A}_i + \mathbf{B}_i}{p^2 + \omega_i^2} = \sum_{j=1}^n \tilde{\mathbf{T}}_{j_i} \mathbf{Z}_i(p) \mathbf{T}_{j_i}; \quad \mathbf{Z}_i^{-1}(p) = \begin{bmatrix} p & -\omega_i \\ \omega_i & p \end{bmatrix} \quad (4.2c)$$

where \mathbf{T}_i , \mathbf{T}_c , and \mathbf{T}_{j_i} are constant, generally non-square, matrices; the first $j_i - 1$ columns of the $2 \times n$ matrices \mathbf{T}_{j_i} can in fact be chosen zero [Ref. (35), p. 210]. The procedure for realization of $\mathbf{Y}(p)$ is the same as for $\mathbf{y}(t, \tau)$ of Fig. 5, since the p -plane equivalent of (3.5) holds as applied to (4.2), except that $\mathbf{Z}_i(p)$ is obtained as the 2-port shown in Fig. 7. Since the procedure uses [degree of $\mathbf{Y}(p)$] capacitors, it uses the minimum number of capacitors.

As an example, consider the Brune section of Fig. 8, which is of use in cascade synthesis⁽⁹⁾ and which has




FIG. 7. $\mathbf{Z}_i(p)$ realization.




FIG. 8. Non-reciprocal Brune section.

$$\mathbf{Y}(p) = cp \begin{bmatrix} 1 & -1 \\ -1 & 1 \end{bmatrix} + \frac{1}{p} \begin{bmatrix} \gamma_1^2 & -\gamma_1\gamma_2 \\ -\gamma_1\gamma_2 & \gamma_2^2 \end{bmatrix} \quad (4.3a)$$

A grounded capacitor equivalent arises from writing

$$\mathbf{Y}(p) = \begin{bmatrix} 1 \\ -1 \end{bmatrix} [cp] \begin{bmatrix} 1 & -1 \end{bmatrix} + \begin{bmatrix} \gamma_1 \\ -\gamma_2 \end{bmatrix} \left[\frac{1}{p} \right] \begin{bmatrix} \gamma_1 & -\gamma_2 \end{bmatrix} \quad (4.3b)$$

from which two respective coupling admittances are derived, as for (3.4) and (3.5),

$$\mathbf{Y}_c = \left[\begin{array}{cc|c} 0 & 0 & -1 \\ 0 & 0 & 1 \\ \hline 1 & -1 & 0 \end{array} \right] \quad \mathbf{Y}_{c_s} = \left[\begin{array}{cc|c} 0 & 0 & -\gamma_1 \\ 0 & 0 & \gamma_2 \\ \hline \gamma_1 & -\gamma_2 & 0 \end{array} \right] \quad (4.3c)$$

The grounded capacitor (and gyrator) equivalent is shown in Fig. 9. One can proceed similarly for the Darlington sections.⁽⁹⁾

5. DISCUSSION

Using a method of grounded gyrator imbedding of capacitors a synthesis of (passive) quasilossless impulsive admittances has been given. The method uses a minimum number of capacitors, all of which




FIG. 9. Grounded capacitor gyrator Brune section.

are grounded, though a more rigorous proof of this minimality would be desirable for the time-variable case. All capacitors, which are time-invariant, have been assumed equal for the convenience of integrated circuit designs; however, any non-zero values can be obtained without any structural change by straightforward denormalization.

As the equivalent circuits of Figs. 8 and 9 show, more than the minimum number of gyrators may be used even though this number is often fewer than needed for simple transformer replacements. But idealized gyrators appear to be more suitably obtained in integrated form than are idealized capacitors so the synthesis is quite practically oriented in this regard. Consequently, when equivalences of the type of Figs. 8 and 9 are used, a previous cascade filter synthesis⁽⁹⁾ should become even more practical for integrated circuit design even though several more gyrators are introduced. Because of this filter synthesis the time-invariant portion of the paper may prove the most immediately useful especially when adjustable filters are considered.

It should be observed that even though n -port methods have been used the resulting structure is an $(n-1)$ -terminal network; the theory is well justified by the Cauer equivalence between n -ports and $(n-1)$ -terminal networks [Ref. (35), p. 17].

Because of the physical layout of thin film devices, as compared to monolithic ones, one feels that appropriate development of the thin film technology^(43, 44) can take most advantage of the methods presented. This especially since the thin film transistors⁽⁴⁵⁾ are particularly suited for the variations needed⁽¹⁶⁾ in obtaining variable gyrators. However, the material is directly applicable to monolithic structures where the various separate components have been constructed at Stanford.

Given a quasilossless impedance $z(t, \tau)$ or scattering matrix $s(t, \tau)$, a synthesis can proceed by conversion to $y(t, \tau)$ when the latter exists. However, as examples show,⁽⁴⁶⁾ the three matrices s , y , and z can independently exist.

For nonquasilossless networks, synthesis methods are presently under development which allow any realizable y to result from loading a quasilossless structure by resistors. Consequently, the results of this paper appear basic to any rigorous theory of integrated circuits.

Acknowledgements—The author wishes to express his sincere and deep appreciation for the care taken in preparation of the manuscript by Mary Ellen Terry. This work was supported by the Air Force Office of Scientific Research under Grant F44620-67-C-0001 and the National Science Foundation under Grant NSF GK-237.

REFERENCES

1. C. L. HOGAN, Types of integrated circuits. *IEEE Spectrum* 1, No. 6, 63 (1964).
2. P. E. HAGGERTY, Integrated electronics—A perspective. *Proc. IEEE* 52, 1400 (1964).
3. *Time* 88, No. 10, 40 (1966).
4. D. NOBEL, "Integrated Circuitry", cover painting, *IEEE Spectrum* 2, No. 11 (1965).
5. S. N. LEVINE, *Principles of Solid-State Microelectronics*. Holt, Rinehart & Winston (1963).
6. A. W. LO, A comprehensive view of digital integrated electronic circuits. *Proc. IEEE* 52, 1546 (1964).
7. E. A. SACK and R. C. LYMAN, Evaluation of the concept of a computer on a slice. *Proc. IEEE* 52, 1713 (1964).
8. D. E. NOBEL and N. LINDGREN, The Professor, the Industrialist and the Painter. *IEEE Spectrum* 2, 96 (1965).
9. R. W. NEWCOMB, T. N. RAO and J. WOODARD, A minimal capacitor cascade synthesis for integrated circuits. *Microelectron. & Reliab.* 6, 113 (1967).
10. R. W. NEWCOMB and B. D. O. ANDERSON, State variable results for minimal capacitor integrated circuits. Stanford Electronics Laboratories, Technical Report No. 6558-14, September (1966).
11. W. J. KERWIN, L. P. HUELSMAN and R. W. NEWCOMB, State variable synthesis for insensitive integrated circuit transfer functions. *IEEE Jnl Solid-St. Circuits* SC-2, Sept. (1967).
12. R. W. NEWCOMB, *Active Integrated Circuit Synthesis*. Prentice-Hall, to be published.
13. R. M. WARNER, JR., editor, *Integrated Circuits*. McGraw-Hill (1965).
14. W. J. FOWLER, A look at linear integrated circuits, *Electron. Ind.* 24, 64, 194 (1965).
15. T. N. RAO and R. W. NEWCOMB, Direct-coupled gyrator suitable for integrated circuits and time variation. *Electron. Lett.* 2, 250 (1966).
16. W. NEW and R. NEWCOMB, An integratable-time variable gyrator. *Proc. IEEE* 53, 2161 (1965).
17. P. M. CHIRLIAN, *Integrated and Active Network Analysis and Synthesis*. Prentice-Hall (1967).

18. T. N. RAO, Synthesis of lumped-distributed RC networks. Stanford Electronics Laboratories, Technical Report No. 6558-20, May (1967).
19. W. J. KERWIN, Analysis and synthesis of active RC networks containing distributed and lumped elements. Stanford Electronics Laboratories, Technical Report No. 6560-14, August (1967).
20. B. D. ANDERSON, D. M. BRADY, W. NEW and R. NEWCOMB, A tapped electronically variable delay line suitable for integrated circuits. *Proc. IEEE* **54**, 1118 (1966).
21. B. D. ANDERSON, W. NEW and R. NEWCOMB, Proposed adjustable tuned circuits for microelectron structures. *Proc. IEEE* **54**, 411 (1966).
22. B. D. ANDERSON, W. NEW and R. W. NEWCOMB, Oscillators, modulators and mixers, suitable for integrated circuit realization. *Proc. IEEE* **55**, 438 (1967).
23. H. T. CHUA and R. W. NEWCOMB, An integrated direct-coupled gyrator. *Electron. Lett.* **3**, No. 5, 182 (1967).
24. D. A. SPAULDING, Passive time-varying networks. Ph.D. Dissertation, Stanford University, January (1965).
25. D. A. SPAULDING, Lossless time-varying impedance synthesis. *Electron. Lett.* **1**, No. 6, 165 (1965).
26. B. D. O. ANDERSON, Synthesis of time-varying passive networks. Ph.D. Dissertation, Stanford University, March (1966).
27. R. W. NEWCOMB, Topological analysis with ideal transformers. *IEEE Trans. Circuit Theory* **CT-10**, 457 (1963).
28. D. A. SPAULDING and R. W. NEWCOMB, Synthesis of lossless time-varying networks. *ICMCI Summaries of Papers*, Part 2, 95, September (1964).
29. B. D. O. ANDERSON, Cascade synthesis of time-varying non-dissipative n -ports. Stanford Electronics Laboratories, Technical Report No. 6559-3, reprinted March (1967).
30. D. F. SHEAHAN, Gyrator-flotation circuit. *Electron. Lett.* **3**, No. 1, 39 (1967).
31. W. H. HOLMES, S. GRUETZMANN and W. E. HEINLEIN, Direct-coupled gyrators with floating ports. *Electron. Lett.* **3**, No. 2, 46 (1967).
32. A. LUBARSKY, JR., A floating, d.c. coupled, integratable gyrator, in *Papers on Integrated Circuit Synthesis*, II, compiled by R. NEWCOMB and R. DE OLIVEIRA, Stanford Electronics Laboratories, Technical Report No. 6560-13, June (1967).
33. R. W. NEWCOMB, The foundations of network theory. *Trans. Inst. Engrs Aust.* **EM6**, 7 (1964).
34. B. D. O. ANDERSON and R. W. NEWCOMB, *Int. J. Eng. Sci.*, accepted for publication. Reprinted as Stanford Electronics Laboratories, Technical Report No. 6559-2, March (1967).
35. R. W. NEWCOMB, *Linear Multiport Synthesis*. McGraw-Hill (1966).
36. B. D. O. ANDERSON and R. W. NEWCOMB, Apparently lossless time-varying networks. Stanford Electronics Laboratories, Technical Report No. 6559-1, September (1965).
37. V. DOLEŽAL, *Dynamics of Linear Systems*. Publishing House Czech. Acad. Sci. (1964).
38. D. C. YOULA, The synthesis of linear dynamical systems from prescribed weighting patterns. *SIAM Jnl Appl. Math.* **14**, 527 (1966).
39. B. D. O. ANDERSON, Properties of time-varying n -port impedance matrices, *Proc. 8th Midwest Symp. Circuit Theory*, June 1965, pp. 8-0 through 8-13.
40. R. W. NEWCOMB, On the definition of a network. *Proc. IEEE* **53**, 547 (1965).
41. J. WOODARD and R. NEWCOMB, On time-variable gyrators with positive and negative gyration conductances. Submitted for publication.
42. D. A. SPAULDING, Foster-type time-varying lossless synthesis. *Electron. Lett.* **1**, No. 9, 248 (1965).
43. A. E. LESSOR, L. I. MAISSEL and R. E. THUN, Thin-film RC networks. *IEEE Spectrum* **1**, No. 4, 73 (1964).
44. A. B. FOWLER, Active thin-film devices. *IEEE Spectrum* **1**, No. 6, 102, 111 (1964).
45. P. K. WEIMER, The TFT—A new thin-film transistor. *Proc. I.R.E.* **50**, 1462 (1962).
46. B. D. ANDERSON and R. W. NEWCOMB, Degenerate networks. *Proc. IEEE* **54**, 694 (1966).