

Complementary Clock Feed-Through Reduction for Switched-Current Systems

Mosheh T. Moskowitz¹, Louiza Sellami^{1,2}, and Robert W. Newcomb¹

Abstract - A novel method of clock feed through reduction in switched-current circuits is introduced here that outperforms previous methods. In principle, the output of identical circuits with complementary switches are added to cancel out switch based error without the requirement of separate DC and signal distortion cancellation in separate stages. Spice results are shown and compared with analysis and hardware layout. These circuits are useful for digital computation with analog hardware, and with respect to simulation, this circuit has yielded successful results when used in an ear-type network that requires a delay as part of its matrix.

I. INTRODUCTION

For a good part of this decade, transistor-mode switched current systems have arisen as a cheap and simple form of analog to digital conversion [1], useful especially for current mode systems and biomedical applications with specific relevance to ear type systems [2]. The mechanism of this converter is that a switch controlling input to output amplification connection is periodically pulsed, giving an output that has the original signal alternated with a held, or discrete, value of the signal. A basic problem arising with the technique is the inaccuracy of the signal's held value on the output. Charge buildup on the switch and amplifier causes a differential transfer of the switch control voltage at the switch stage based on the basic capacitance properties of the materials [3]. These inaccuracies are problematic due to their high non-linearity and low-predictability. Previous techniques used for compensation at the receiver end vary from adjusting output widths to lower the significance of the voltage error difference [4,5], splitting the transition area into parts that have their own compensation switches [5], and multiple component optimization [6]. Our approach is to compensate feedthrough by adding the output of two filters that are identical except for the polarity of their inside switches. This technique ultimately reduces design factors and mismatch error due to its conceptual simplicity, although it does require as great a number of transistors as the techniques mentioned above.

¹Microsystems Laboratory, Department of Electrical and Computer Engineering, University of Maryland, College Park, MD 20742, USA
email: mosheht@eng.umd.edu, newcomb@eng.umd.edu.

²EE Department, U.S. Naval Academy, 105 Maryland Ave, Annapolis, MD 21402, USA
email: sellami@eng.umd.edu.

II. THEORETICAL AND PHYSICAL DESIGN ASPECTS

The circuit used here begins with the conceptual structure of [1]. Following through either the top or bottom part of Fig. 1(a), an input, $In(n)$, injected into the central node is added to the previous output, $-(B/A)Out(n-1)$, withheld due to capacitor storage at switch outputs and the non-overlapping nature of the complementary switching system. This is then modified by A to yield the final output, giving the following transfer function:

$$\frac{Out(n)}{In(n)} = \frac{-A}{1 - B \cdot \frac{Out(n-1)}{Out(n)}} \quad (1)$$

The bias currents cancel out and are not necessary in the block model, but are required for the physical model in order to raise the input to the transistor saturation region:

$$V_{DS} \geq V_{GS} - V_{\alpha}, \text{ where} \quad (2)$$

$$V_{GS} = \sqrt{\frac{2I_{in}}{\mu \cdot C_{ox}(W/L)_1}} + V_{t1}.$$

μ denotes electron mobility, C_{ox} is the specific capacitance formed in the gate and channel junction, $(W/L)_1$ is the width over length of the input transistor, V_{t1} is the threshold voltage of the input transistor, V_{α} of the output transistor, and V_{GS} the gate to drain voltage. The bias, I_{dc} , in Fig. 1(a) is fed to the circuit through a buffering structure that prevents feedback distortion from its load [8]. Table I gives the comparison of the circuit's block diagram, Fig. 1(a), and its transistor implementation, Fig. 1(b), which is representative of its layout, Fig. 1(c).

TABLE I

Block	Transistors (Width:Length in microns per microns)			
Amp1	5(10:30)	6(10:10)	7(10:30)	
Amp2	8(25:30)	9(10:10)	10(9:30)	
Amp3	8(25:30)	9(10:10)	12(20:30)	
Amp4	14(10:30)	13(9:60)		
Amp5	14(10:30)	11(8:30)		
R1	1(10:10)	2(10:10)	3(10:10)	4(10:10)
R2	15(10:10)	16(10:10)	17(10:10)	18(10:10)
Amp6	25(10:30)	26(10:10)	27(10:30)	
Amp7	28(25:30)	29(10:10)	32(9:30)	
Amp8	28(25:30)	29(10:10)	30(20:30)	
Amp9	34(10:30)	33(9:60)		
Amp10	34(10:30)	31(8:30)		
R3	21(10:10)	22(10:10)	23(10:10)	24(10:10)
R4	35(10:10)	36(10:10)	37(10:10)	38(10:10)
J	19(10:30)	20(10:10)		

III. ANALYSIS

Error voltage, and in effect error current, occurs at the intermediary gate of any current mirror that contains a switch. This is due to the gate to drain or source junction capacitance expunging charge that it has withheld from a previous release stage. Rather than compensating with amplifier modification constants, the switches can be modified to give equal amount of error in order to cancel each other exactly and consistently. Error due to constant and signal components are canceled because of this, with only a necessary comparison of error due to P and N type switches. This can be obtained with simplified equations from [4]:

$$C_{total} = C_{OX}(WL)_{sw} \quad (3a)$$

$$Q_{total} = C_{total}(V_{Gsw} - V_{Tsw}) \quad (3b)$$

$$V_C = \frac{Q_{total}}{C_2} = \frac{C_{OX}(WL)_{sw}(V_{Gsw} - V_{Tsw})}{C_{OX}(WL)_2} = \frac{(WL)_{sw}}{(WL)_2}(V_{Gsw} - V_{Tsw}) \quad (3c)$$

Here C_{total} is the total gate capacitance of the switch transistor, C_2 is the capacitance of the output transistor.

So we see that the error voltage is a function of the threshold voltage, V_t and can be recompensed with $(WL)_2$, comparing terms of the N-switch, and P-switch, where V_{TN} and V_{TP} are the N and P switch threshold voltages respectively:

$$(WL)_{swN}(V_{Gsw} - V_{TN}) = (WL)_{swP}(V_{Gsw} - V_{TP}) \quad (4a)$$

$$W_{swP} = W_{swN} \left(\frac{V_{Gsw} - V_{TP}}{V_{Gsw} - V_{TN}} \right) \quad (4b)$$

Figure 1(c) shows the MOSIS 2 micron technology VLSI layout. Simulation was optimized for this technology: the N switches were set to have a W/L of 10/10, and the P switches, 8/10 due to the relationship in (4b). The amplification, A , was taken as 0.45, and the delay modification, B , as 0.80. For non-biasing and non-switch transistors, the standard lengths used were 30 microns, and widths 10 or 25 microns for the NMOS or PMOS respectively. Figure 2 shows the output of the N-switch circuit (top curve) and the P-switch circuit (bottom curve) separated, along with the results of the complementary circuit (middle curve) and the input signal (smooth curve).

IV. SUMMARY AND CONCLUSIONS

We have demonstrated a circuit that cancels clock feed through with complementary addition that avoids signal rerouting. As well, the results of this sample and hold method are good, and have shown great improvement in comparison with previous methods.

REFERENCES

- [1] J. B. Hughes, I. C. Macbeth, and D. M. Pattullo, "Switched current filters," *IEE Proceedings*, vol. 137, no. 2, April 1990, pp. 156-162.
- [2] M. T. Moskowitz, L. Sellami, R. W. Newcomb, "A switched current mode real ear-type lattice," *Proceedings of the IEEE Midwestern Symposium on Circuits and Systems*, Las Cruces, NM, August, 1999 in press.
- [3] B. J. Sheu and C. M. Hu, "Switch-induced error voltage on a switched capacitor," *IEEE Journal of Solid-State Circuits*, vol. SC-19, no. 4, August, 1984, pp. 519-525.
- [4] M. Song, Y. Lee, and W. Kim, "A new clock feedthrough reduction circuit in switched-current filters," *Proceedings of the IEEE International Symposium on Circuits and Systems*, San Diego, CA, May 1992, pp. 1396-1399.
- [5] M. Helfenstein and G. S. Moschytz, "Clockfeedthrough compensation technique for switched-current circuits," *IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing*, vol. 42, no. 3, March 1995, pp. 229-231.
- [6] B. Jonsson and N. Tan, "Clock-feedthrough compensated first-generation SI circuits and systems," *Analog Integrated Circuits and Signal Processing*, col. 12, 1997, pp. 201-210.
- [7] B. M. Min and S. W. Kim, "New clock-feedthrough compensation scheme for switched-current circuits," *IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing*, vol. 45, no. 11, November 1998, pp. 1508-1511.
- [8] E. Sackinger, W. Guggenbuhl, "A high-swing, high-impedance MOS cascode circuit," *IEEE Journal of Solid-State Circuits*, vol. 25, no. 1, February 1990, pp. 289-298.





Figure 1(a). Block diagram of new circuit, the center-dashed-line that pulls the bias current also can be used to visualize the distinguishing of the N and P complements. The numbers inside or near the components indicate its counterpart in (b), also correlated to Table1.



A=0.45 Pr=Wp/L=25U/30U Ps=8U/10U
 B=0.80 Nr=Wn/L=10U/30U 1U=1micrometer

W of M10 would be Pr*B=25U*0.80
 *Unlabeled transistor have W/L=10U/10U

Figure 1(b). The transistor version of (a).




Figure 1(c). The VLSI realization of (b).





Figure 2. From top to bottom, N-switch, P-switch, and complementary circuit results. Smooth line is the input.




PROCEEDINGS

1999 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM


December 1 - 3, 1999 • Omni Charlottesville Hotel



IEEE
MTT



VIM
VIRGINIA INSTITUTE
FOR MICROELECTRONICS
University of Virginia



VCU

virginia Commonwealth University

SCHOOL OF
ENGINEERING & APPLIED SCIENCE

Academic Outreach



WHITEOAK
SEMICONDUCTOR