

IMPLEMENTATION OF PULSE-CODED NEURAL NETWORKS*

N. El-Leithy, M. Zaghloul, and R. W. Newcomb
Microsystems Laboratory
Electrical Engineering Department
University of Maryland
College Park, MD 20742
phone: (301) 454-6869

ABSTRACT

The philosophy of pulse-coded neural-type networks is reviewed. Then some MOS circuits for their implementation are given. A means of obtaining the coding through hysteresis and a means of adjusting weights through MOS transistor threshold variation is discussed. Semistate theory is suggested as an ideal theoretical tool for neural network studies.

I. INTRODUCTION

It is well recognized that biological systems transmit information via action potentials [1, p.85]. For this, various forms of sensors convert information about the physical environment into trains of action potentials, which, as a consequence, contain a coding of information in the patterns of presence and absence of action potential pulses. In other words, biological neural systems contain their information in action potential pulse coding. This led electrical engineers in previous decades to formulate various theories of neural networks in terms of the processing of action potential-like pulses. A primary work of that era is the 1960 Ph.D. thesis of H. Crane which is summarized in his concept of the "neuristor" as presented in [2]. However, the field was handicapped by a lack of physical realizability, the early proposed devices using relays and tunnel diodes [2][3] both of which are rather impractical for large scale constructions. This led to the investigation of MOS devices for the realization of pulse coded neural-type networks [4], an area which continues with activity [5] due to the many advantages of MOS devices, including their low power consumption, their ease of fabrication, and their ability to be electronically adjusted.

Except for another exception that we know about [6], we note that this philosophy has been bypassed in the recent interest in neural networks. This recent interest deals almost exclusively with information coded into voltage levels which are considered to be interpretations of firing rates of biological neurons [7, p.2555]. Although this philosophy is having considerable success, at least on the relatively small scale circuits to which it is applied, the same results can

be achieved with the biologically motivated philosophy of placing information via pulse code modulation. And some other advantages accrue, most notable of which is noise immunity.

II. THE BASIC CIRCUITS

Our circuits are made up of neural-type cells (NTC), neural-type junctions (NTJ), and neural-type lines (NTL). Interconnections of these devices form a neural-type network (NTN). The primary function of the NTC is to do pulse formation; thus the NTC contains dynamics and crucial nonlinearities. The NTC is the electronic analog of the neuron, or nerve cell, and can carry out the function of coding of sensed signals. The NTJ serves to combine signals and, as such, acts like the biological synapse. It can be simple or complex depending upon the nature of combinations desired - for example, it can incorporate both spatial and temporal summation as well as the setting of weights on its input signals. The NTL serves to transmit signals from place to place and, thus, serves like a nerve axon. Since the original neuristors were conceived as interconnections of NTLs, NTLs were originally conceived to incorporate the dynamics of NTCs. Still, an NTL can be as simple as a connecting wire or as complicated as a nonlinear transmission line of NTC sections, leading to partial differential equation or differential-difference equation descriptions.

In terms of MOS (Metal Oxide Silicon) transistors, Fig. 1 shows an NTC, Fig. 2 shows an NTJ and Fig. 3 shows an NTL with descriptions of these existing in the literature; see, for example, the references of [5].

Of special interest is the use of hysteresis in the NTC for effecting the coding of neural-type pulses with information [8]. Thus, through the use of hysteresis generated by the feedback transistor, Q_2 of Fig. 1, an external (sensed) voltage can be made to generate trains of neural-type pulses (analogous to action potentials). By changing the hysteresis width with the input amplitude, which naturally occurs due to the input transistor Q_1 , an NTC can be made to change the frequency of pulse repetition in the output neural-type pulses. Thus, external sensory data can be encoded into pulse code modulated pulses that are to be processed within the network. On the other hand, if a neural-type pulse is received by an NTC the pulse is processed by the NTC in a manner somewhat analo-

* This research was supported in part by the US NSF under Grant MIP 87-19886.

gous to the processing of action potentials in biological cells (meaning that there is refractory behavior, some delay, etc.).

In the NTJ circuit of Fig. 2 we see that the weight attached to each signal is set by the strength of the output current in each of the input structure circuits. The magnitudes of these currents are set by resistors, like R_1 & R_2 , and transistors, like Q_1 & Q_2 in Fig. 2. Important here are the thresholds of Q_1 & Q_2 and the fact that these thresholds can be varied electronically, by various means, allowing for electronic adjustment and setting of the weights.

III. NEURAL-TYPE NETWORKS

By interconnecting the basic circuits of Section II we obtain neural-type networks (NTNs). Indeed any of the neural network architectures under use for the Hopfield, or similar, types of neurons can be used for the neural-type elements presented here to produce NTNs.

A general framework for the analysis of such networks is semistate theory [9], which is a generalization of state variable theory which allows for nondynamic and dynamic portions to be included in the same equations. This latter is ideal for the characterization of neural networks because the weights (junctions) are usually nondynamic but the neurons (cells or processor elements) are usually dynamic.

IV. DISCUSSION

Here we have outlined the basic elements in the electronic construction of pulse coded circuits. More details on specific aspects can be found in the literature while considerable research is ongoing. For example, the semistate theory of neural networks is under development with especial emphasis to date upon the characterization of NTCs [10] and NTJs [11]. Likewise circuits which use nothing but MOS transistors have been designed, as well as electronically adjustable ones for voltage controlled adaptation of weights in NTNs.

REFERENCES

- [1]. W. F. Ganong, "Review of Medical Physiology," Lange Medical Publications, Los Altos, CA, 1985.
- [2]. H. D. Crane, "Neuristor - A Novel Device and System Concept," Proceedings of the IRE, Vol. 50, No. 10, October 1962, pp. 2048 - 2060.
- [3]. J. Nagumo, S. Arimoto, and S. Yoshizawa, "An Active Pulse Transmission Line Simulating Nerve Axon," Proceedings of the IRE, Vol. 50, No. 10, October 1962, pp. 2061 - 2070.
- [4]. R. W. Newcomb, "MOS Neuristor Lines," in Constructive Approaches to Mathematical Models, Coffman & Fix, editors, Academic Press, 1979, pp. 87 - 111.
- [5]. N. El-Leithy, R. W. Newcomb, and M. Zaghoul, "A Basic MOS Neural-Type Junction, A Perspective on Neural-Type Microsystems," Proceedings of the ICNN, San Diego, June 1987, pp. III-469 - III-477.
- [6]. A. F. Murray and A. V. W. Smith, "Asynchronous VLSI Neural Networks Using Pulse-Stream Arithmetic," IEEE Journal of Solid-State Circuits, Vol. 23, No. 3, June 1988, pp. 688 - 697.
- [7]. J. J. Hopfield, "Neural Networks and Physical Systems with Emergent Collective Computational Abilities," Proceedings of the National Academy of Sciences, USA, Vol. 79, April 1982, pp. 2554 - 1557.
- [8]. N. El-Leithy and R. W. Newcomb, "Hysteresis in Neural-Type Circuits," Proceedings of the 1988 IEEE International Symposium on Circuits and Systems, Espoo, Finland, June 1988, pp. 993 - 996.
- [9]. R. W. Newcomb and B. Dziurla, "Some Circuits and Systems Applications of Semistate Theory," manuscript for CSSP Journal Special Issue on Singular Systems.
- [10]. R. W. Newcomb and N. El-Leithy, "Semistate Description of a MOS Neural-Type Cell," MTNS, Phoenix, June 1987.
- [11]. N. El-Leithy and R. W. Newcomb, "A Semistate Model for Neural-Type Junction Circuits," MTNS, Phoenix, June 1987.




Figure 1. Neural-Type Cell = NTC




Figure 2. Neural-Type Junction □ NTJ




Figure 3. Neural-Type Line = NTL