NEURAL - TYPE MICROSYSTEMS: SOME CIRCUITS AND CONSIDERATIONS

R.W. Newcomb

Electrical Engineering Department
University of Maryland
College Park, Haryland 20742
Phone = (301) 454-6869

EXTENDED ABSTRACT Neural - type microsystems are electronic systems which have the pulse handling capabilities of neural biological systems. As such, they offer potentialities for being the next generation of computing and/or signal processing systems. In these systems there are two general classes of subsystems, those handling signal transmission and those combining signals, these being somewhat analogous to the nerve axon and the synaptic junction, respectively. Consequently, it is advantageous to have simple primary cells for each of the two kinds of signal handling capabilities and such that the main considerations of system performance can be determined by the interconnection scheme of the primary cells. Attention is being paid to the generation of circuits which can be readily converted to VLSI realization so that systems of considerable complexity become possible.

Original work in the area centered on modeling of Hodgkin-Huxley types of equations as well as the neuristors of H. Crane around which an extensive bibliography resulted [1]. Following up on these ideas but developing the resulting pulse properties rather than carrying out simulation of equations, led to simple bipolar circuits [2] from which the more recent CMOS results stem [1]. In pursuing these latter, new properties have been observed, such as that of voltage controllable pulse repetition rates [3] or neural type pulse modulation [4].

Figure 1 shows an MOS neural-type circuit which exhibits the desired properties including a voltage controllable pulse repetition rate. The circuit of Fig. 1 has the very valuable property that, on splitting the line resistor R between sections, there is no distinction between input and output of a section. Consequently all signal leads would be completely interchangeable in any circuit constructed wholly from such devices. Describing equations for a totally distributed Fig. 1 can be set up [1] as

$$(\partial^2 v/\partial x^2) = r_{\underline{I}} c_{\underline{I}} (\partial v/\partial t) + r_{\underline{I}} f(v, v_c),$$
 (1a)

$$(\partial v_c/\partial z) = c_2^{-1} g(v, v_c) \qquad (1b)$$

with v(x,t) having $v(0,t) = v_{-1}(t)$ specified [here $r_{\perp} = R_{\perp}/\Delta x$, $c_{\perp} = C_{\perp}/\Delta x$, $c_{\perp} = C_{\perp}/\Delta x$; $f(\cdot,\cdot)$ and $g(\cdot,\cdot)$ are nonlinear functions from the MOS transistors]. Equations of this form are known as nonlinear diffusion equations in mathematics. Stimulated by the problems in neural modeling, there has recently been considerable interest in such equations by mathematicians [1] who have treated special cases. But each section in our circuit is lumped and hence a different approach is needed, especially for handling large scale systems comprised of many sections.

Further circuit developments have 'led to the use of binary hysteresis. For this we introduce the first order nonlinear state-variable equations

$$\dot{x} = -(b+1)x - a - bH(x_{c}) + bu$$
 (2a)

where a and $b \ge 0$ are suitably chosen constants, u is the input, y is the output, and H is the binary hysteresis described by

$$H(x_{\epsilon}) = \begin{cases} H_{0} & \text{if } x(\epsilon) \geq x_{0} \\ -H_{0} & \text{if } x(\epsilon) \leq -x_{0} \\ H_{0} & \text{if } H(x_{\epsilon}) = H_{0} \\ -H_{0} & \text{if } H(x_{\epsilon}) = -H_{0} \end{cases}$$

$$(3)$$

where H₀ and x₀ are positive constants of the hysteresis (and t_ is t approached from the left [= instant before t]). These equations can be readily realized in op-amp form and give the responses needed for neural-type systems [5]; all MOS circuit realizations are presently under intensive study [6].

Besides the generation and transmission of neural-type pulses it is important to combine them in various ways, say at junctions [7]. There are a number of different classes of junctions with Fig. 2 showing one type of dynamic excitatory junction while through the use of complementary transistors inhibitory behavior can be obtained. The operation of Fig. 2 is briefly described as follows: an above threshold (positive) input pulse of draws current in R, which, with a time constant of the current i,; all such currents sum in R, to turn on the output transistor that shapes the pulse with time constant T. Transistor non-linearities also shape the output into a desired characteristic.

The ultimate use of such circuits is for achieving ease of realization in modular form for complicated systems. Toward this various classes of neural-type modules are under development, including various (to this date, six) cell-type modules [8]. From these, different kinds of systems can be constructed, such as retinal [9] or cerebellum [10] type. This has led to a study of

classes of interconnections of neural-type modules for which stability properties can be determined [11].

Besides open problems mentioned above, a number of others are of significant interest some of which are cataloged as follows:

Future and Emerging Research Problems:

- a. Perfection of previous circuits
 - 1. Neural type lines'
 - With controllable pulse repetition (use of substrate)
 - f. Completely distributed
 - Y. Hysteretic type
 - 2. Neural type junctions
 - Construction and testing of available circuits
 - β. Pulse control and gating circuits
 - Y. Synchronization circuits
 - 3. Mathematical theories needed
 - Descriptions for non-distributed lines
 - f. Theory for binary hysteresis circuits used
 - Y. Solutions of nonlinear diffusion equations
 - Velocity determination in dynamic steady state
 - c. Functional theory of neuraltype junctions
- b. New types of circuits
 - 1 SAW
 - 2. Optical fiber
 - 3. CCD and I'L
 - 4. Nonlinear capacitor
- Subsystem realizations (properties, construction, testing)
 - 1. Retina type
 - 2. Cerebellum type
 - 3. Picture processors
 - Translation of physiological systems data into circuit and mathematical systems concepts
 - 5. Large scale system mathematics

REFERENCES

- [1] Newcomb, R.W., "Lineas MOS de tipo neuristor,"

 Communicaciones, to appear. English translation as: Newcomb, R.W., "MOS Neuristor
 Lines", in "Constructive Approaches to Mathematical Models", Coffman/Fix, Editors,
 Academic Press, New York, 1979, pp. 87-111.

 This contains an extensive bibliography,
 especially of the pre-MOS literature.
- [2] Wilamowski, B.M., Czarnul, Z., and Białko, M.B., "Novel Inductorless Neuristor Line," <u>Flectronics Letters</u>, Vol. 11, 1965, pp. 355-
- [3] Kohli, C.K. and Newcomb, R.W., "Voltage Controlled Oscillations in the MOS Neural Line", Proceedings of the Twentieth Midwest Symposium on Circuits and Systems, Part 1,

August 1977, pp. 134-137.

- [4] Czarnul, Z., Kiruthi, G., and Newcomb, R.W., "MOS Neural Pulse Modulator", <u>Electronics</u> <u>Letters</u>, Vol. 15, No. 25, December 6, 1979, pp. 823-824.
- [5] Kohli, C.K., Ajmera, R.C., Kiruthi, G., and Newcomb, R.W., "Hysteretic System for Neural-Type Circuits", <u>Proceedings for the IEFE</u>, to appear.
- [6] Kiruthi, G.G., Yazdani, H., Newcomb, R.W., "A CMOS-C Hysteresis Circuit," manuscript prepared.
- [7] DeClaris, N., "Neural type Junctions A New Circuit Concept", Proceedings of the Midwestern Symposium on Circuits and Systems", IEEE, August 1976.
- [8] Ajmera, R.C., Kohli, C.K., and Newcomb, R.W., "Retinal-Type Neuristor Sections," Southwestern 80 Proceedings, Nashville, April 1980.
- [9] Dimopoulos, N., and Newcomb, R.W., "Modeling Networks of Morshita Neurons with applications to the Cerebellum", Proceedings of the 1979 International Conference on Cybernetics and Society, Denver, October 1979.
- [10] Dimopoulos, N. and Newcomb, R.W.. "Stability Properties of a Class of Large Scale Neural Networks", IEEE International Symposium on Circuits and Systems, Houston, April 1980. Proceedings, pp. 528-530.




Figure 1

Basic neural-type line circuit for negative pulse transmission





Figure 2

Dynamic Neural - Type Junction, Positive Pulse System

PROCEEDINGS

EDITED BY RABBAT

Volume 2 of 2



OCTOBER 1-3, 1980 OCTOBER 1-3, 1980 NETOWN HILTON INN RYE TOWN HILTON INN RYE TOWN HILTON INN RYE TOWN HILTON INN RYE TOWN HILTON INN PORT CHESTER, NEW YORK

IEEE CATALOG NO. BOCH1511.5
LIBRARY OF CONGRESS
LIBRARY OF CARD NO. 79.90696
CATALOG CARD NO. 79.90696