

1. 50 points (OTA)

- a) Design a DVCCS using 4007 CMOS transistors with a tail current of $I_T = 1\text{mA}$ such that $I_{out} = I_1 - I_2$ (~~delete = I_T~~) for large positive v_{in} . Calculate the G_m value at the $v_{in}=v_{id}=0$. Use $V_{dd}=-V_{ss}=5\text{V}$.
- b) Do a DC run of Spice to give the I_{out} versus $v_{in}=v_{id}$ curves and check the value of G_m obtained.
- c) Run a frequency response of I_{out} versus v_1 with $v_2=0$ from 10 Hz to 100MHz.
- d) Rerun the DC curves to obtain the curves of b) and on the same graph compare with the formula $I_{out}=I_T*\tanh(v_{in}/(2V_T))$ [you can use a G value for this]

2. 50 points (NAND Gate)

Use the 4007 CMOS transistors to make a NAND gate (as in Figure 13.32 of the text) using $V_{dd}=5\text{V}$.

- a) Run a Spice transient response with the voltages for A and B coming from pulses which switch on a milli-second scale between 0 and V_{dd} to cover all four bit possibilities.
- b) Repeat by switching bits on a nano-second scale and comment on the results.