


1. 50 points (CMOS inverter)

For the following CMOS inverter use mnmosis & mpmosis transistors

- Analytically choose the PMOS width,  $W_p$ , so that 0 input gives 0 output. Adjust via DC runs of  $V_{out}$  versus  $V_{in}$ , from  $V_{in} = V_{ss} = -5$  to  $V_{in} = V_{dd} = +5$ , in Spice using parametric runs on  $W_p$ .
- For the adjusted transistors choose the bias parameter,  $V_b$ , from +2 to +5 in 1 V steps for  $V_{dd}$  and  $-V_{ss}$ , and do DC runs over  $V_{in}$  from -2 to +2 and check the value of output for input of 0.



2. 50 points (inverter response)

For the inverter of problem 1, assume  $v_{in}$  is a small signal with the circuit Q point at  $V_{IN} = V_{OUT} = 0$ .

- Find the low frequency  $g_m (=y_{21})$  and  $g_o (=y_{22})$  for the 2-port with the input-ground as port 1 and output-ground as port 2.
- At port 2 load in a capacitor and analytically find the transfer function of  $v_{out}/v_{in}(s)$  in terms of generic  $g_m$ ,  $g_o$  and  $C$ .
- Analytically give the unit step response.
- Use a load capacitance of 20nFd and  $v_{in}(t)$  a pulse of 0.2V and width 1mS; run Spice for 10mS. Submit the results and comment upon them.

The input can be chosen as the following:

