



1. 50 points (PMOS biasing)

Bias the PMOS 4007 in the following circuit to have a Q point at  $V_{GS}=-3V$ ,  $V_{DS}=-5V$ . For this assume an  $R_S=50\Omega$ ,  $V_{dd}=9V$ , and one of  $R_a$  or  $R_b$  of  $10M\Omega$ . Check using Spice. Give the small signal low frequency voltage gain,  $A_v=V_{20}/V_{10}$ .



2. 50 points (BJT npn amplifier)

Bias the 2N3904 in the following circuit to have a Q point at  $I_C=3mA$ ,  $V_{CE}=5V$ . For this assume an  $R_E=50\Omega$ ,  $V_{dd}=9V$ , and one of  $R_a$  or  $R_b$  to be the maximum possible value within a power of 10 of  $10M\Omega$ . Check using Spice. Give the small signal low frequency voltage gain,  $A_v=V_{20}/V_{10}$ .



2. 25 points (frequency response)

Insert a  $50\mu F$  coupling capacitor in series with node 1 of the circuit of problem 2 and on its left a VAC and in Spice run a frequency response plotting  $V_2$  from 10Hz to 1GHz.