

- | | Credit | |
|----|--------|---|
| 1 | 1 | Adl, Sanaz
W. Zhang and M. Hassoun, "A Small Signal Analysis of A Gain-boosting Amplifier," Proceedings of 2000 Southwest Symposium on Mixed-signal Design, 27-29 February 2000, pp. 141-146. |
| 2 | 1 | Bojanic, Irena
M. J. Heller, "An Active Microelectronics Device for Multiplex DNA Analysis, " IEEE Engineering in Medicine and Biology Magazine, Vol. 15, No. 2, March-April, 1996, pp. 100-104. |
| 3 | 1 | Dirik, Cagdas
M. Shams, J. C. Ebergen, and M. I. Elmasry, "Modeling and Comparing CMOS Implementations of the C-Element," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 6, No. 4, December 1998, pp. 563-567. |
| 4 | 1 | Fahmi, Mohamed Mohamed
A. Fabre, F. Dayoub, L. Duruisseau, and M. Kamoun, "High Input Impedance Insensitive Second-Order Filters Implemented from Current Conveyors," IEEE Transactions on Circuits and Systems I: Fundamental Theories and Applications, Vol. 41, No. 12, December 1994, pp. 918-921. |
| 5 | 1 | Haeri Kermani, Mohammad
M. H. Kermani, O. M. Ramahi, "Effects of Segment Length and Number of Segments on Designing of A Precise Meander Delay Line," |
| 6 | 1 | Harris, John R
J. A. Van Kan, A. A. Bettiol, and F. Watt, "Three-Dimensional Nanolithography Using Proton Beam Writing," Applied Physics Letters, Vol. 83, No. 8, 25 August 2003, pp.1629-1631. |
| 7 | 1 | He, Xinhua
S. Sakurai, S. R. Zarabadi, and M. Ismail, "Folded-cascode CMOS Operational Amplifier with Slew Rate Enhancement Circuit," IEEE International Symposium on Circuits and Systems, 1-3 May 1990, Vol. 4, pp. 3205-3208. |
| 8 | 1 | Huo, Yijie
R. Fernandez, A. J. Lopez-Martin, C. A. Cruz., and A. Carlosena, "A 1V Micropower FGMOS Log-Domain Filter," Proceedings of 9 th International Conference on Electronics, Circuits, and Systems, Vol. 1, 15-18 September 2002, pp. 381-384. |
| 9 | 1 | Jaleel, Aamer
J. A. Farrell and T. C. Fischer, "Issue Logic for a 600-MHz Out-of-Order Execution Microprocessor," IEEE Journal of Solid -State Circuits, Vol. 33, No. 5, May 1998, pp.707-712. |
| 10 | 1 | Jammalamadaka, Rajasekhar
Y. S. Yang, "Prescription Chips," IEEE Circuits and Devices Magazine, September 2002, pp. 8-16. |
| 11 | 1 | Juneja, Amit
R.T.Edwards," Time-Frequency Acoustic Processing and Recognition, "Analysis and Analog VLSI Implementations," Ph.D Dissertation, John Hopkins University, March 1999. |
| 12 | 1 | Keceli, Fuat
M. J. S. Smith and C. L. Portmann, "Practical Design and Analysis of a Simple Neural Optimization Circuit," IEEE Transaction on Circuits and Systems, Vol. 36, No. 1,January 1989, pp.42-50. |
| 13 | 3 | Kong, Weixin
E. Hegazi, H. Sjoland, and Asad A. Abidi, "A Filtering Technique to Lower LC Oscillator Phase Noise," IEEE Journal of Solid-State Circuits, Vol. 36, No. 12, December 2001, pp. 1921-1930.
D. M. W. Leenaerts, C. S. Vaucher, H. J. Bergveld, M. Thompson, and K. Moore, "A 15-mW Fully Integrated I/Q Synthesizer for Bluetooth in 0.18- μ m CMOS," IEEE Journal of Solid-State Circuits, Vol. 38, No. 7, July 2003, pp.1155-1162. |

- 14 1 **Kuo, Li-Chiang**
C-H. Wu, C-C. Tang, and S-I. Liu, "Analysis of On-Chip Spiral Inductors Using the Distributed Capacitance Model," IEEE Journal of Solid-State Circuits, Vol. 38, No. 6, June 2003, pp. 1040-1044.
- 15 1 **Li, Xuanhua**
S. Pennisi, "Low-Voltage CMOS Current Operational Amplifier with Class AB Input Stage," Proceedings of the 8th IEEE International Conference on Electronics, Circuits, and Systems, Vol. 3, 2-5 September 2001, pp. 1525-1528.
- 16 1 **Liu, Fang**
M. Alioto, G. D. Cataldo, and G. Palumbo, "Design of low-power High-Speed Bipolar Frequency Dividers," Electronics Letters, Vol. 38, No. 4, 14th, February 2002, pp. 158-160.
- 17 1 **Liu, Wanli**
M. Alioto and G. Palumbo, "A Simple Strategy for Optimized Design of One-Level Carry-Skip Adders," IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, Vol.50, No.1, January 2003, pp. 141-148.
- 18 1 **Lo, Shu-Zee Alencious**
X-C. Zhang and D. H. Auston, "Optoelectronic Measurement of Semiconductor Surface and Interfaces with Femtosecond Optics," Journal of Applied Physics, Vol. 71, No. 1, January 1992, pp. 326-328.
- 19 2 **Mampazhy, Arun S.**
M. J. Yang, C. H. Yang, B. R. Bennett, and B. V. Shanabrook, "Evidence of a Hybridization Gap in "Semimetallic" InAs/GaSb Systems," Physical Review Letters, Vol. 78, No. 24, 16 June 1997, pp.4613-4616.
M. J. Yang, C. H. Yang, and B. R. Bennett, "Magnetocapacitance and far-infrared photoconductivity in GaSb/InAs composite quantum wells," Physics Review B, Vol. 60, No. 20, 15 November 1999, pp.R13 958-961.
- 20 1 **Modafe, Alireza**
S. Meninger, J. O. Mur-Miranda, R. Amirtharajah, A. P. Chandrakasan, and J. H. Lang, "Vibration-to-Electric Energy Conversion," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 9, No. 1, February 2001, pp. 64-76.
- 21 1 **Molina, Jesus M.**
A. B. Kahng, S. Mantik, I. L. Markov, M. Potkonjak, P. Tucker, H. Wang and G. Wolfe, "Robust IP Watermarking Methodologies for Physical Design," Proceedings of Design Automation Conference, 15-19 June 1998, pp.782-787.
A. B. Kahng, J. Lach, W. H. Mangione-Smith, S. Mantik, I. L. Markov, M. Potkonjak, P. Tucker, H. Wang, and G. Wolfe, "Constraint-Based Watermarking Techniques for Design IP Protection," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 20, No. 10, October 2001, pp.1236-1252.
- 22 1 **Moody, Nathan Andrew**
A. Buerke, H. Wendrock, and K. Wetzig, "Study of Electromigration Damage in Al Interconnect Lines inside a SEM," Crystal Research and Technology, Vol. 35, No. 6-7, 2000, pp. 721-730.
- 23 2 **Naik, Akshay Krishnamurthy**
K. Cheng and J. W. Lyding, "Hot-Carrier Stress Effects on Gate-Induced-Drain Leakage Current in n-Channel MOSFETs Studied by Hydrogen/Deuterium Isotope Effect," IEEE Electron Device Letters, Vol. 24, No. 7, July 2003, pp. 487-489.
S. Naseh, M. J. Deen and O. Marinov, "Effects of Hot-Carrier Stress on the RF Performance of 0.18 μm Technology NMOSFETs and Circuits," IEEE Proceedings of the 40th Annual Reliability Physics Symposium, Dallas, 7-11 April 2002, pp. 98-104.
- 24 1 **Neekzad, Behnam**
R. H. Zele, S-S. Lee, and D. J. Allstot, "A High Gain Current-Mode Operational Amplifier," IEEE International Symposium on Circuits and Systems, 1992, Vol. 6, 3-6 May 1992, pp. 2852-2855.

- 25 2 **Ngu, Yves Tajoumo**
M. T. Bohr, "Nanotechnology Goals and Challenges for Electronic Applications," IEEE Transactions on Nanotechnology, Vol. 1, No. 1, March 2002, pp. 56-62.
R. Chau, J. Kavalieros, B. Roberds, R. Schenker, D. Lionberger, D. Barlage, B. Doyle, R. Arghavani, A. Murthy, and Gilbert Dewey, "30nm Physical Gate Length CMOS Transistors with 1.0 ps n-MOS and 1.7 ps p-MOS Gate Delays," Proceedings of the Electron Devices Meeting, 10-13, December 2000, pp. 45-48.
- 26 3 **Niruntasukrat, Aimaschana**
K. Kaviani, O. Oralkan, P. Khuri-Yakub, and B. A. Wooley, "A Multichannel Pipeline Analog-to-Digital Converter for an Integrated 3-D Ultrasound Imaging System," IEEE Journal of Solid-State Circuits, Vol. 38, No. 7, July 2003, pp. 1266-1270.
Jipeng Li, and Un-Ku Moon, "Background Calibration Techniques for Multistage Pipelined ADCs with Digital Redundancy," IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 50, No. 9, September 2003, pp. 531-538.
- 27 1 **Park, Dong Hun**
A. Nedungadi and T. R. Viswanathan, "Design of Linear CMOS Transconductor Elements," IEEE Transactions on Circuits and Systems, Vol. CAS-31, No. 10, October 1984, pp.891-894.
- 28 1 **Pezeshki, Jonah Massih**
I. G. Finvers and I. M. Filanovsky, "Analysis of a Source-Coupled CMOS Multivibrator," IEEE Transactions on Circuits and Systems, Vol. 35, No. 9, September 1988, pp.1182-1185.
- 29 1 **Radosavac, Svetlana**
K. Laraqui, "Bridge-on-chip: The Enabler of Next-Generation Mobile Internet and Voice-over-IP," IEEE Circuits and Devices Magazine, Vol. 18, No. 2, March 2002, pp. 7-12.
- 30 1 **Rodriguez, Samuel Verzola**
A. Agarwal, H. Li, and K. Roy, "A Single- V_t Low-Leakage Gated-Ground Cache for Deep Submicron," IEEE Journal of Solid-State Circuits, Vol. 38, No. 2, February 2003, pp. 319-328.
- 31 2 **Sepehri, Afshin**
R. Heald, K. Shin, V. Reddy, I-F. Kao, M. Khan, W. L. Lynch, G. Lauterbach, and J. Petolino, "64-KByte Sum-Addressed-Memory Cache with 1.6-ns Cycle and 2.6-ns Latency," IEEE Journal of Solid-State Circuits, Vol. 33, No. 11, November 1998, pp.1682-1689.
G. Hinton, M. Upton, D. J. Sager, D. Boggs, D. M. Carmean, P. Roussel, T. I. Chappell, T. D. Fletcher, M. S. Milshstein, M. Sprague, S. Samaan, and R. Murray, "A 0.18- μ m CMOS IA-32 Processor With a 4-GHz Integer Execution Unit," IEEE Journal of Solid-State Circuits, Vol. 36, No. 11, November 2001, pp. 1617-1627.
- 32 2 **Tan, Eric Liu**
J. Hyde, T. Humes, C. Diorio, M. Thomas, and M. Figueroa, "A 300-MS/s 14-bit Digital-to-Analog Converter in Logic CMOS," IEEE Journal of Solid-State Circuits, Vol. 38, No. 5, May 2003, pp.734-740.
B. A. Minch, "Multiple-Input Translinear Element Log-Domain Filters," IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 48, No. 1, January 2001, pp.29-36.
- 33 1 **Teller, Justin Stevenson**
C. Dwyer, L. Vicci, and R. M. Taylor, "Performance Simulation of Nanoscale Silicon Rod Field-Effect Transistor Logic," IEEE Transactions on Nanotechnology, Vol. 2, No. 2, June 2003, 69-74.
- 34 3 **Tuaycharoen, Nuengwong**
T. D. Burd, T. A. Pering, A. J. Stratakos, and R. W. Brodersen, "A Dynamic Voltage Scaled Microprocessor System," IEEE Journal of Solid-State Circuits, Vol. 35, No. 11, November 2000, pp.1571-1580.
B. Chew, "Dynamic Voltage Scaling Conserves Portable Power," Design Feature, www. Ednmag.com.
- 35 1 **Zhai, Yiming**
E. Seevinck and R. J. Wiegink, "Generalized Translinear Circuit Principle," IEEE Journal of Solid-State Circuits, Vol. 26, No. 8, August 1991, pp.1098-1102.